{"id":"https://openalex.org/W2069524768","doi":"https://doi.org/10.1109/nems.2010.5592136","title":"Reconfigurable logic gate implemented by suspended-gate single-electron transistors","display_name":"Reconfigurable logic gate implemented by suspended-gate single-electron transistors","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2069524768","doi":"https://doi.org/10.1109/nems.2010.5592136","mag":"2069524768"},"language":"en","primary_location":{"id":"doi:10.1109/nems.2010.5592136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2010.5592136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 5th International Conference on Nano/Micro Engineered and Molecular Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059001985","display_name":"Bingcai Sui","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bingcai Sui","raw_affiliation_strings":["PDL, School of Computer, National University of Defense Technology, Hunan, China","PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073"],"affiliations":[{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067018873","display_name":"Liang Fang","orcid":"https://orcid.org/0000-0003-3498-3685"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Fang","raw_affiliation_strings":["PDL, School of Computer, National University of Defense Technology, Hunan, China","PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073"],"affiliations":[{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073182850","display_name":"Yaqing Chi","orcid":"https://orcid.org/0000-0001-9299-963X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yaqing Chi","raw_affiliation_strings":["PDL, School of Computer, National University of Defense Technology, Hunan, China","PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073"],"affiliations":[{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"PDL, School of Computer, National University of Defense Technology, Hunan, China, 410073","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059001985"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15289249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"26","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6621288061141968},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5876810550689697},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5863926410675049},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5366098284721375},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5305082201957703},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5025300979614258},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4911751449108124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4724099040031433},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4372977614402771},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.430752694606781},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.42806902527809143},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42530661821365356},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.355573832988739},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2899647355079651},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28357309103012085},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14957216382026672}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6621288061141968},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5876810550689697},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5863926410675049},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5366098284721375},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5305082201957703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5025300979614258},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4911751449108124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4724099040031433},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4372977614402771},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.430752694606781},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.42806902527809143},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42530661821365356},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.355573832988739},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2899647355079651},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28357309103012085},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14957216382026672}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nems.2010.5592136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2010.5592136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 5th International Conference on Nano/Micro Engineered and Molecular Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2100532443","https://openalex.org/W2102986313","https://openalex.org/W2123257206","https://openalex.org/W2130290745","https://openalex.org/W2157024459","https://openalex.org/W2158852643","https://openalex.org/W2165685738","https://openalex.org/W2540574320","https://openalex.org/W2546588801","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W1972395546","https://openalex.org/W2154814801","https://openalex.org/W2376859467","https://openalex.org/W2017736121","https://openalex.org/W2038293309","https://openalex.org/W3163714531","https://openalex.org/W4309935840","https://openalex.org/W2764789987","https://openalex.org/W2052520871"],"abstract_inverted_index":{"As":[0],"the":[1,46,59,91],"most":[2],"attractive":[3],"candidates":[4],"for":[5,90],"post-CMOS":[6],"era,":[7],"single-electronic":[8],"transistors":[9],"(SETs)":[10],"can":[11,41,66],"potentially":[12],"deliver":[13],"high":[14,76],"device":[15],"density":[16],"and":[17,50,84,86,107],"power":[18],"efficiency":[19],"at":[20,72,78],"good":[21],"speed.":[22],"SET":[23,37,65],"with":[24,75],"suspended-gate":[25,36,64,96],"has":[26],"many":[27,69],"more":[28,70,101],"unique":[29],"merits.":[30],"Reconfigurable":[31],"logic":[32,92],"gate":[33,52],"based":[34,62,94],"on":[35,63,95],"is":[38],"designed,":[39],"which":[40],"efficiently":[42],"make":[43],"use":[44],"of":[45,82],"tunable":[47],"coulomb":[48],"oscillation":[49],"NEMS":[51],"capacitances.":[53],"The":[54],"simulation":[55],"result":[56],"shows":[57],"that":[58],"reconfigurable":[60],"cell":[61],"flexibly":[67],"realize":[68],"functions":[71],"room":[73],"temperature":[74],"performance":[77],"much":[79],"lower":[80],"cost":[81],"area":[83],"power,":[85],"be":[87],"very":[88],"useful":[89],"design":[93],"SETs":[97],"to":[98],"construct":[99],"some":[100],"efficient":[102],"structures(e.g.":[103],"FPGA,":[104],"programmable":[105],"architecture,":[106],"so":[108],"on).":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}