{"id":"https://openalex.org/W2002694820","doi":"https://doi.org/10.1109/ncc.2014.6811293","title":"FPGA based implementation of high speed tunable notch filter using pipelining and unfolding","display_name":"FPGA based implementation of high speed tunable notch filter using pipelining and unfolding","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2002694820","doi":"https://doi.org/10.1109/ncc.2014.6811293","mag":"2002694820"},"language":"en","primary_location":{"id":"doi:10.1109/ncc.2014.6811293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ncc.2014.6811293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Twentieth National Conference on Communications (NCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089400808","display_name":"Sounak Samanta","orcid":"https://orcid.org/0009-0009-1558-2537"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sounak Samanta","raw_affiliation_strings":["Department of Electronics & Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072872028","display_name":"Mrityunjoy Chakraborty","orcid":"https://orcid.org/0000-0003-4009-9554"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mrityunjoy Chakraborty","raw_affiliation_strings":["Department of Electronics & Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089400808"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":1.4557,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81666667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9768000245094299,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7971776127815247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6453161835670471},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5994196534156799},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5623912811279297},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.526418149471283},{"id":"https://openalex.org/keywords/band-stop-filter","display_name":"Band-stop filter","score":0.5232312083244324},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43790754675865173},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4244697690010071},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4088505804538727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.373388409614563},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35425305366516113},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.3092852532863617},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08344614505767822}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7971776127815247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6453161835670471},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5994196534156799},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5623912811279297},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.526418149471283},{"id":"https://openalex.org/C112806600","wikidata":"https://www.wikidata.org/wiki/Q386022","display_name":"Band-stop filter","level":4,"score":0.5232312083244324},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43790754675865173},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4244697690010071},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4088505804538727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.373388409614563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35425305366516113},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.3092852532863617},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08344614505767822},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ncc.2014.6811293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ncc.2014.6811293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Twentieth National Conference on Communications (NCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W111843359","https://openalex.org/W1620171592","https://openalex.org/W1965784056","https://openalex.org/W1992539575","https://openalex.org/W2060772106","https://openalex.org/W2073953825","https://openalex.org/W2098192778","https://openalex.org/W2098847966","https://openalex.org/W2115769820","https://openalex.org/W2121842963","https://openalex.org/W2136617453","https://openalex.org/W2137618529","https://openalex.org/W2143873234","https://openalex.org/W2156747400","https://openalex.org/W2163403354","https://openalex.org/W2167850733","https://openalex.org/W3164165645","https://openalex.org/W4239013365","https://openalex.org/W4242337077","https://openalex.org/W6677047683","https://openalex.org/W6684791082","https://openalex.org/W6795573558"],"related_works":["https://openalex.org/W2147065211","https://openalex.org/W4250119216","https://openalex.org/W2390807153","https://openalex.org/W2529830312","https://openalex.org/W2188055041","https://openalex.org/W4249895726","https://openalex.org/W2134486854","https://openalex.org/W2796469349","https://openalex.org/W1968840821","https://openalex.org/W2032537205"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,49],"present":[4,160],"a":[5,51,101],"Field-Programmable-Gate-Array":[6],"(FPGA)":[7],"based":[8,53,94],"design":[9,54,95,137],"and":[10,82,118],"implementation":[11],"of":[12,17,46,55,68,73,116,121],"extremely":[13,56,122],"high":[14,57,123],"speed":[15,58,98,124],"realization":[16],"tunable":[18,32,59],"Infinite":[19],"Impulse":[20],"Response":[21],"(IIR)":[22],"notch":[23,33,60,125,148],"filter.":[24,126],"The":[25,127],"basic":[26,87],"2":[27],"<sup":[28],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[29],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[30],"ordered":[31],"filter":[34,61,149],"structure":[35],"is":[36,109],"implementable":[37],"in":[38],"Xilinx":[39],"Virtex-5":[40],"FPGA":[41,52,93,136],"with":[42,70,77],"maximum":[43,65],"clock":[44,66,156],"frequency":[45,67,157],"~80MHz.":[47],"Here,":[48],"propose":[50],"effectively":[62,152],"operating":[63],"at":[64],"~1200MHz":[69],"the":[71,113,159],"help":[72],"Scattered-Look-Ahead":[74],"(SLA)":[75],"pipelining":[76],"power-of-2-decomposition":[78],"approach,":[79],"proper":[80],"retiming":[81],"unfolding":[83],"applied":[84],"over":[85],"its":[86,92,135],"low-speed":[88],"structure.":[89],"To":[90],"generalize":[91],"for":[96,134],"specific":[97],"up":[99],"factor,":[100],"new":[102],"efficient":[103],"simpler":[104],"approach":[105],"utilizing":[106],"Pascal's":[107],"Triangle":[108],"proposed":[110,146],"to":[111],"calculate":[112],"multiplier":[114],"coefficients":[115],"feed-forward":[117],"feedback":[119],"sections":[120],"post":[128],"place":[129],"&":[130],"route":[131],"synthesis":[132],"results":[133],"are":[138],"obtained":[139],"by":[140],"generating":[141],"VHDL":[142],"code":[143],"showing":[144],"that":[145],"restructured":[147],"can":[150],"operate":[151],"greater":[153],"than":[154],"1200MHz":[155],"meeting":[158],"days'":[161],"certain":[162],"industry's":[163],"needs.":[164]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}