{"id":"https://openalex.org/W2956588241","doi":"https://doi.org/10.1109/natw.2019.8758735","title":"Matlab JTAG AXI Master opens new dimensions for development and testability","display_name":"Matlab JTAG AXI Master opens new dimensions for development and testability","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2956588241","doi":"https://doi.org/10.1109/natw.2019.8758735","mag":"2956588241"},"language":"en","primary_location":{"id":"doi:10.1109/natw.2019.8758735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2019.8758735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 28th North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032251838","display_name":"Mark Fosberry","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117222","display_name":"BAE Systems (United States)","ror":"https://ror.org/02fctgp09","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117222","https://openalex.org/I4210143731"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mark Fosberry","raw_affiliation_strings":["BAE Systems, Merrimack, NH, USA"],"affiliations":[{"raw_affiliation_string":"BAE Systems, Merrimack, NH, USA","institution_ids":["https://openalex.org/I4210117222"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073508013","display_name":"Ben McMahon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117222","display_name":"BAE Systems (United States)","ror":"https://ror.org/02fctgp09","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117222","https://openalex.org/I4210143731"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ben McMahon","raw_affiliation_strings":["BAE Systems, Merrimack, NH, USA"],"affiliations":[{"raw_affiliation_string":"BAE Systems, Merrimack, NH, USA","institution_ids":["https://openalex.org/I4210117222"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032251838"],"corresponding_institution_ids":["https://openalex.org/I4210117222"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07331072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8049525618553162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7414572238922119},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7052044868469238},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7034018635749817},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5964648127555847},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.578819751739502},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5019104480743408},{"id":"https://openalex.org/keywords/parallel-port","display_name":"Parallel port","score":0.48220694065093994},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42882123589515686},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.4172079563140869},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37706971168518066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14916133880615234},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13532286882400513},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.06827205419540405}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8049525618553162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7414572238922119},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7052044868469238},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7034018635749817},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5964648127555847},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.578819751739502},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5019104480743408},{"id":"https://openalex.org/C202683721","wikidata":"https://www.wikidata.org/wiki/Q190440","display_name":"Parallel port","level":3,"score":0.48220694065093994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42882123589515686},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.4172079563140869},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37706971168518066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14916133880615234},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13532286882400513},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.06827205419540405},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/natw.2019.8758735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2019.8758735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 28th North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2909633028"],"related_works":["https://openalex.org/W2393524141","https://openalex.org/W2365130684","https://openalex.org/W2370255574","https://openalex.org/W2169676947","https://openalex.org/W2906367154","https://openalex.org/W2106502108","https://openalex.org/W2783560053","https://openalex.org/W2098899017","https://openalex.org/W2381807899","https://openalex.org/W2382598150"],"abstract_inverted_index":{"Mathworks":[0],"has":[1],"developed":[2],"a":[3,42],"CPU":[4],"surrogate":[5],"interface":[6],"for":[7],"FPGAs":[8],"using":[9],"the":[10],"common":[11],"AXI":[12],"bus":[13],"as":[14,26],"used":[15],"by":[16],"Xilinx":[17],"and":[18,41],"Altera.":[19],"This":[20],"FPGA":[21],"IP":[22,36],"block":[23,37],"is":[24],"instantiated":[25],"an":[27],"optional":[28],"control":[29],"port":[30],"into":[31],"users":[32],"base":[33],"design.":[34],"The":[35],"only":[38],"requires":[39],"JTAG":[40],"system":[43,48],"clock":[44],"to":[45],"provide":[46],"full":[47],"test":[49],"access.":[50]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}