{"id":"https://openalex.org/W2808756391","doi":"https://doi.org/10.1109/natw.2018.8388861","title":"Enabling fast process variation and fault simulation through macromodelling of analog components","display_name":"Enabling fast process variation and fault simulation through macromodelling of analog components","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2808756391","doi":"https://doi.org/10.1109/natw.2018.8388861","mag":"2808756391"},"language":"en","primary_location":{"id":"doi:10.1109/natw.2018.8388861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2018.8388861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 27th North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002904068","display_name":"Mehmet Ince","orcid":"https://orcid.org/0000-0002-9818-704X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mehmet Ince","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108524932","display_name":"Ender Y\u0131lmaz","orcid":"https://orcid.org/0009-0004-0254-5845"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ender Yilmaz","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002904068"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.07186507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6821224689483643},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6469206213951111},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5732022523880005},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5485591888427734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.529660165309906},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4818105101585388},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4413304030895233},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4202154874801636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3918617367744446},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.34357357025146484},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2674761712551117},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19977256655693054}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6821224689483643},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6469206213951111},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5732022523880005},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5485591888427734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.529660165309906},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4818105101585388},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4413304030895233},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4202154874801636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3918617367744446},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.34357357025146484},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2674761712551117},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19977256655693054},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/natw.2018.8388861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2018.8388861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 27th North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1506018222","https://openalex.org/W1580873078","https://openalex.org/W2014417962","https://openalex.org/W2033467529","https://openalex.org/W2058745463","https://openalex.org/W2086671265","https://openalex.org/W2088797164","https://openalex.org/W2101456051","https://openalex.org/W2115084866","https://openalex.org/W2131302668","https://openalex.org/W2158695520","https://openalex.org/W2165015944","https://openalex.org/W2165016980","https://openalex.org/W2346205343","https://openalex.org/W2404803119","https://openalex.org/W4231025771"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2089131288","https://openalex.org/W2368638770","https://openalex.org/W2285615337","https://openalex.org/W2365449259","https://openalex.org/W2057338677"],"abstract_inverted_index":{"With":[0],"the":[1,16,40,76,80,87,137,140,145,148,158,162,167,171,175,182,185,188,197,213,224,228,245,259,270],"advent":[2],"of":[3,19,79,124,139,166,174,184,212,244,277,279],"built-in":[4],"self-test":[5],"(BIST)":[6],"in":[7,130,267],"analog":[8],"and":[9,82,178,215,221,240,256],"RF":[10],"circuits,":[11],"it":[12],"is":[13,69,136,218],"essential":[14],"that":[15,53,71,249],"fault":[17,32,73],"coverage":[18],"potential":[20],"BIST":[21,134],"solutions":[22],"be":[23,95],"evaluated":[24,133],"before":[25],"they":[26],"are":[27,34,48],"deployed.":[28],"However,":[29],"large":[30],"scale":[31],"simulations":[33,47],"often":[35],"infeasible":[36],"even":[37],"when":[38,105],"considering":[39],"extensive":[41],"computational":[42],"power":[43],"available":[44],"today.":[45],"Fault":[46],"more":[49],"challenging":[50],"for":[51,97,117,201],"devices":[52],"contain":[54],"frequency":[55,164,190],"transformation,":[56],"such":[57,91],"as":[58,92],"phased":[59],"locked":[60],"loops":[61],"(PLLs)":[62],"or":[63],"mixers.":[64],"Thus,":[65],"a":[66,113,121,152,209,275],"mixed-mode":[67],"simulation":[68,155,192],"necessary":[70],"captures":[72],"behavior":[74,101,165],"at":[75,223],"lower":[77],"levels":[78],"hierarchy":[81],"propagates":[83],"this":[84,205],"information":[85],"to":[86,147,157,160,187],"system-level.":[88],"Mixed-mode":[89],"simulators,":[90],"Verilog-A,":[93],"can":[94],"used":[96,129],"evaluating":[98,106],"nominal":[99],"circuit":[100,108],"but":[102],"falls":[103],"short":[104],"faulty":[107],"behavior.":[109],"This":[110,150],"paper":[111],"presents":[112],"macro":[114],"modeling":[115,232],"approach":[116,272],"mixed-signal":[118],"circuits":[119],"through":[120],"case":[122],"study":[123],"voltage":[125],"controlled":[126],"oscillators":[127],"(VCOs)":[128],"PLLs.":[131],"The":[132],"technique":[135,262],"measurement":[138],"phase":[141,241],"transfer":[142],"function":[143],"from":[144],"input":[146,189],"output.":[149],"requires":[151],"long":[153],"transient":[154],"due":[156],"need":[159],"capture":[161],"high":[163],"PLL":[168,251],"while":[169],"covering":[170],"settling":[172],"time":[173,193,278],"low-frequency":[176],"filter":[177],"VCO":[179,214],"input.":[180],"As":[181],"ratio":[183],"output":[186],"increases,":[191,195],"also":[194,219],"making":[196],"analyses":[198],"prohibitively":[199],"expensive":[200],"some":[202],"cases.":[203],"In":[204],"paper,":[206],"we":[207,247],"build":[208],"MATLAB/Simulink":[210],"model":[211],"PLL,":[216],"which":[217],"designed":[220],"simulated":[222],"transistor":[225],"level":[226],"using":[227,254,258],"FinFET":[229],"technology.":[230],"By":[231],"free":[233],"running":[234],"frequency,":[235],"sensitivity,":[236],"duty":[237],"cycle,":[238],"non-linearity,":[239],"noise":[242],"characteristic":[243],"VCO,":[246],"show":[248],"both":[250],"simulations,":[252],"one":[253,257],"Spice,":[255],"proposed":[260,271],"macromodeling":[261],"along":[263],"with":[264],"Simulink,":[265],"match":[266],"response":[268],"whereas":[269],"only":[273],"takes":[274],"fraction":[276],"Spice":[280],"simulations.":[281]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}