{"id":"https://openalex.org/W2620614665","doi":"https://doi.org/10.1109/natw.2017.7938026","title":"An enhanced approach to reduce test application time through limited shift operations in scan chains","display_name":"An enhanced approach to reduce test application time through limited shift operations in scan chains","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2620614665","doi":"https://doi.org/10.1109/natw.2017.7938026","mag":"2620614665"},"language":"en","primary_location":{"id":"doi:10.1109/natw.2017.7938026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2017.7938026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043820503","display_name":"Konstantinos Poulos","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Konstantinos Poulos","raw_affiliation_strings":["Southern Illinois University, Carbondale, IL 62901, USA","Southern Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University, Carbondale, IL 62901, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Southern Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069947712","display_name":"Jayasurya Kuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jayasurya Kuchi","raw_affiliation_strings":["Southern Illinois University, Carbondale, IL 62901, USA","Cadence Design Systems, Endicott, NY, USA"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University, Carbondale, IL 62901, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY 13706, USA","Southern Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY 13706, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Southern Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043820503"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06238838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9749000072479248,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.959646463394165},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7177120447158813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006820440292358},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6796059608459473},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6743900179862976},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6591504216194153},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6574512124061584},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6464878916740417},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5804091691970825},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5417665839195251},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5392817854881287},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5092498064041138},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5043379068374634},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.42577868700027466},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3559294641017914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3487129211425781},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26954185962677},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.26910480856895447},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2047072947025299},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15322110056877136},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1322445571422577},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.0981418788433075}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.959646463394165},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7177120447158813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006820440292358},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6796059608459473},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6743900179862976},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6591504216194153},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6574512124061584},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6464878916740417},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5804091691970825},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5417665839195251},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5392817854881287},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5092498064041138},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5043379068374634},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.42577868700027466},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3559294641017914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3487129211425781},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26954185962677},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26910480856895447},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2047072947025299},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15322110056877136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1322445571422577},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0981418788433075},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/natw.2017.7938026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/natw.2017.7938026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE North Atlantic Test Workshop (NATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2066974842","https://openalex.org/W2074302528","https://openalex.org/W2090704318","https://openalex.org/W2097936914","https://openalex.org/W2098411556","https://openalex.org/W2104118389","https://openalex.org/W2136066342","https://openalex.org/W2151526282","https://openalex.org/W2154258156","https://openalex.org/W2160670866","https://openalex.org/W2166632412","https://openalex.org/W2168885397","https://openalex.org/W2427394675","https://openalex.org/W3144472514","https://openalex.org/W4239144429","https://openalex.org/W6683071997"],"related_works":["https://openalex.org/W2122643352","https://openalex.org/W2888456858","https://openalex.org/W2078848070","https://openalex.org/W2098411556","https://openalex.org/W2101853736","https://openalex.org/W2131499522","https://openalex.org/W2354343740","https://openalex.org/W1581610324","https://openalex.org/W2154529098","https://openalex.org/W2620614665"],"abstract_inverted_index":{"Scan":[0],"Chains":[1],"in":[2,13,32,61,153],"Design":[3],"For":[4],"Testability":[5],"gained":[6],"more":[7],"prominence":[8],"due":[9],"to":[10,101,110,120,136,149],"the":[11,14,17,21,27,33,55,65,69,76,86,93,97,111,146],"increase":[12],"complexity":[15],"of":[16,29,54,88,96,156],"modern":[18],"circuits.":[19],"As":[20],"test":[22,66,77,112,123,142],"time":[23,56,79],"increases":[24,47],"along":[25],"with":[26],"number":[28,87,155],"memory":[30],"elements":[31],"circuit,":[34],"new":[35],"and":[36,49,62,139,144],"improved":[37],"methods":[38,103],"are":[39],"needed.":[40],"Even":[41],"though":[42],"scan":[43,70,83,98],"chains":[44],"implementation":[45],"effectively":[46],"observability":[48],"controllability,":[50],"a":[51],"big":[52],"portion":[53],"is":[57,90],"wasted":[58],"while":[59],"shifting":[60,63],"out":[64],"patterns":[67,143],"through":[68],"chain.":[71,99],"The":[72,125],"proposed":[73,126],"algorithm":[74,115,127],"improves":[75],"application":[78],"by":[80,132],"using":[81],"limited":[82],"operations":[84],"where":[85],"shifts":[89],"less":[91],"than":[92],"actual":[94],"length":[95],"Contrary":[100],"classic":[102],"that":[104],"do":[105],"not":[106],"provide":[107],"any":[108],"feedback":[109],"generator":[113],"our":[114],"uses":[116,128],"an":[117],"iterative":[118],"procedure":[119],"generate":[121],"suitable":[122],"vectors.":[124],"modified":[129],"shift":[130,147],"procedures":[131,148],"searching":[133],"for":[134],"hard":[135],"detect":[137],"faults":[138],"then":[140],"rearranging":[141],"changing":[145],"achieve":[150],"fault":[151],"coverage":[152],"reduced":[154],"clock":[157],"cycles.":[158]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}