{"id":"https://openalex.org/W2160055904","doi":"https://doi.org/10.1109/nas.2008.27","title":"Software Barrier Performance on Dual Quad-Core Opterons","display_name":"Software Barrier Performance on Dual Quad-Core Opterons","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2160055904","doi":"https://doi.org/10.1109/nas.2008.27","mag":"2160055904"},"language":"en","primary_location":{"id":"doi:10.1109/nas.2008.27","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nas.2008.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Networking, Architecture, and Storage","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084932231","display_name":"Jie Chen","orcid":"https://orcid.org/0000-0002-3864-9265"},"institutions":[{"id":"https://openalex.org/I29801172","display_name":"Thomas Jefferson National Accelerator Facility","ror":"https://ror.org/02vwzrd76","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I29801172","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jie Chen","raw_affiliation_strings":["The Scientific Computing Group, Jefferson Lab Newport News, Virginia, USA"],"affiliations":[{"raw_affiliation_string":"The Scientific Computing Group, Jefferson Lab Newport News, Virginia, USA","institution_ids":["https://openalex.org/I29801172"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087153587","display_name":"William A. Watson","orcid":"https://orcid.org/0000-0001-9592-2187"},"institutions":[{"id":"https://openalex.org/I29801172","display_name":"Thomas Jefferson National Accelerator Facility","ror":"https://ror.org/02vwzrd76","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I29801172","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Watson","raw_affiliation_strings":["Sci. Comput. Group, Jefferson Lab., Newport News, VA"],"affiliations":[{"raw_affiliation_string":"Sci. Comput. Group, Jefferson Lab., Newport News, VA","institution_ids":["https://openalex.org/I29801172"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084932231"],"corresponding_institution_ids":["https://openalex.org/I29801172"],"apc_list":null,"apc_paid":null,"fwci":0.6932,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77789031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"303","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8537648916244507},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.714866042137146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6547052264213562},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5857092142105103},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5520126819610596},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5130478143692017},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5041588544845581},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.469252347946167},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3779737651348114},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.37584248185157776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8537648916244507},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.714866042137146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6547052264213562},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5857092142105103},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5520126819610596},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5130478143692017},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5041588544845581},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.469252347946167},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3779737651348114},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.37584248185157776},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nas.2008.27","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nas.2008.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Networking, Architecture, and Storage","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1850405760","https://openalex.org/W1999752372","https://openalex.org/W2001738739","https://openalex.org/W2100893446","https://openalex.org/W2105321788","https://openalex.org/W2128650116","https://openalex.org/W2133883933","https://openalex.org/W2140370341","https://openalex.org/W2152925391","https://openalex.org/W2173730676","https://openalex.org/W2725179571"],"related_works":["https://openalex.org/W3012895752","https://openalex.org/W2337418885","https://openalex.org/W4207012101","https://openalex.org/W2167303720","https://openalex.org/W2133682266","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Multi-core":[0],"processors":[1],"based":[2,61],"SMP":[3],"servers":[4],"have":[5],"become":[6],"building":[7],"blocks":[8],"for":[9,21],"Linux":[10],"clusters":[11],"in":[12],"recent":[13],"years":[14],"because":[15],"they":[16],"can":[17,33],"deliver":[18],"better":[19],"performance":[20,36,52,85],"multi-threaded":[22],"programs":[23],"through":[24],"on-chip":[25],"multi-threading.":[26],"However,":[27],"a":[28,38,43,59],"relative":[29],"slow":[30],"software":[31,55,126],"barrier":[32,56,87,93,99,106,127],"hinder":[34],"the":[35,51,72,76,81,84,97,104,113,125,130],"of":[37,53,80,86,110,122],"data-parallel":[39],"scientific":[40],"application":[41],"on":[42,58,62],"multi-core":[44],"system.":[45],"In":[46,117],"this":[47],"paper":[48],"we":[49],"study":[50,70],"different":[54],"algorithms":[57],"server":[60],"newly":[63],"introduced":[64],"AMD":[65],"quad-core":[66],"Opteron":[67],"processors.":[68],"We":[69,89,101],"how":[71],"memory":[73],"architecture":[74],"and":[75],"cache":[77],"coherence":[78],"protocol":[79],"system":[82],"influence":[83],"algorithms.":[88],"present":[90],"an":[91],"optimized":[92,105],"algorithm":[94,107],"derived":[95],"from":[96],"queue-based":[98,115],"algorithm.":[100,116],"find":[102],"that":[103],"achieves":[108],"speedup":[109,121],"1.77":[111],"over":[112,124],"original":[114],"addition,":[118],"it":[119],"has":[120],"2.39":[123],"generated":[128],"by":[129],"Intel":[131],"OpenMP":[132],"compiler.":[133]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}