{"id":"https://openalex.org/W2759720356","doi":"https://doi.org/10.1109/nanoarch.2017.8053726","title":"Polymorphic spintronic logic gates for hardware security primitives \u2014 Device design and performance benchmarking","display_name":"Polymorphic spintronic logic gates for hardware security primitives \u2014 Device design and performance benchmarking","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2759720356","doi":"https://doi.org/10.1109/nanoarch.2017.8053726","mag":"2759720356"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2017.8053726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041129182","display_name":"Shaloo Rakheja","orcid":"https://orcid.org/0000-0001-7501-275X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Rakheja","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021129244","display_name":"Nickvash Kani","orcid":"https://orcid.org/0000-0002-5223-5069"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Kani","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041129182"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.5486,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69016461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6814297437667847},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6565761566162109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6269567012786865},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.6207709312438965},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5299447774887085},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5167088508605957},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.485392689704895},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48263368010520935},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46658045053482056},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.43437087535858154},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43046247959136963},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4176335036754608},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.41084933280944824},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.38512712717056274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.312575101852417},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21781954169273376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20780566334724426},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16845685243606567},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.12709927558898926},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11956334114074707}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6814297437667847},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6565761566162109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6269567012786865},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.6207709312438965},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5299447774887085},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5167088508605957},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.485392689704895},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48263368010520935},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46658045053482056},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.43437087535858154},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43046247959136963},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4176335036754608},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.41084933280944824},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.38512712717056274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.312575101852417},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21781954169273376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20780566334724426},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16845685243606567},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.12709927558898926},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11956334114074707},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2017.8053726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1999802284","https://openalex.org/W2020106528","https://openalex.org/W2059892508","https://openalex.org/W2091255660","https://openalex.org/W3098909724"],"related_works":["https://openalex.org/W2760452677","https://openalex.org/W2502492371","https://openalex.org/W2152527810","https://openalex.org/W2774143721","https://openalex.org/W2587139111","https://openalex.org/W2127298806","https://openalex.org/W2517830798","https://openalex.org/W2184476805","https://openalex.org/W2963778543","https://openalex.org/W2168217865"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"polymorphic":[3,94],"logic":[4,38,95,116],"gates":[5],"for":[6,77],"hardware":[7],"security":[8,33],"using":[9],"giant":[10],"spin":[11,19],"Hall":[12],"effect":[13],"(GSHE)":[14],"devices":[15],"in":[16,42],"which":[17],"electron":[18],"is":[20],"the":[21,35,52,64,91,103,107,120],"information":[22],"token.":[23],"Compared":[24],"to":[25,134],"existing":[26],"CMOS":[27],"(charge-based)":[28],"IP":[29],"protection":[30],"and":[31,72,85,137],"camouflaging":[32],"techniques,":[34],"proposed":[36,92],"GSHE":[37,65,78,93],"offers":[39,130],"significant":[40],"reduction":[41],"implementation":[43],"area":[44],"as":[45,47],"well":[46],"power":[48,73],"dissipation.":[49],"Based":[50],"on":[51,106],"Monte-Carlo":[53],"simulation":[54],"of":[55,69,123],"stochastic":[56],"Landau":[57],"Lifshitz":[58],"Gilbert":[59],"Slonczewski":[60],"(s-LLGS)":[61],"equation":[62],"governing":[63],"dynamics,":[66],"physical":[67],"models":[68],"delay,":[70],"energy-per-bit,":[71],"dissipation":[74],"are":[75],"developed":[76],"standard":[79],"cells":[80],"including":[81],"inverter,":[82],"NAND,":[83],"NOR,":[84],"XOR":[86],"gate.":[87],"We":[88],"note":[89],"that":[90],"can":[96],"implement":[97,135],"majority":[98],"function":[99],"by":[100,118],"simply":[101],"reversing":[102],"voltage":[104],"polarity":[105,122],"gate":[108],"terminals.":[109],"The":[110],"same":[111],"layout":[112],"structure":[113],"implements":[114],"complex":[115],"functions":[117],"selecting":[119],"appropriate":[121],"a":[124],"control":[125],"signal.":[126],"As":[127],"such,":[128],"it":[129],"post-fabrication":[131],"reconfigurability":[132],"options":[133],"evolvable":[136],"intelligent":[138],"hardware.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}