{"id":"https://openalex.org/W2758513252","doi":"https://doi.org/10.1109/nanoarch.2017.8053725","title":"High performance and energy-efficient in-memory computing architecture based on SOT-MRAM","display_name":"High performance and energy-efficient in-memory computing architecture based on SOT-MRAM","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2758513252","doi":"https://doi.org/10.1109/nanoarch.2017.8053725","mag":"2758513252"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2017.8053725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/7543","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091750431","display_name":"Farhana Parveen","orcid":"https://orcid.org/0000-0002-8348-7955"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Parveen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036755436"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":1.1682,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.80606944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7746900916099548},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7411986589431763},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5459281206130981},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5450400114059448},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5175415873527527},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.47205525636672974},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46408721804618835},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4615144729614258},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45979687571525574},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.45886653661727905},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.45808473229408264},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4310833811759949},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42784932255744934},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4174087643623352},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4139529764652252},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39644235372543335},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.13991257548332214},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.12250709533691406}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7746900916099548},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7411986589431763},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5459281206130981},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5450400114059448},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5175415873527527},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.47205525636672974},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46408721804618835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4615144729614258},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45979687571525574},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.45886653661727905},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.45808473229408264},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4310833811759949},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42784932255744934},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4174087643623352},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4139529764652252},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39644235372543335},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.13991257548332214},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.12250709533691406},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/nanoarch.2017.8053725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-8542","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/7543","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-8542","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/7543","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W148021875","https://openalex.org/W1527526337","https://openalex.org/W1972350236","https://openalex.org/W1995123938","https://openalex.org/W2004513455","https://openalex.org/W2010202670","https://openalex.org/W2013376634","https://openalex.org/W2014744284","https://openalex.org/W2018559522","https://openalex.org/W2047582679","https://openalex.org/W2084316737","https://openalex.org/W2087461437","https://openalex.org/W2096320918","https://openalex.org/W2113809410","https://openalex.org/W2134697089","https://openalex.org/W2147657366","https://openalex.org/W2153158393","https://openalex.org/W2170382128","https://openalex.org/W2188761345","https://openalex.org/W2304605759","https://openalex.org/W2328430807","https://openalex.org/W2336787799","https://openalex.org/W2340865130","https://openalex.org/W2396622873","https://openalex.org/W2416900089","https://openalex.org/W2508602506","https://openalex.org/W2548789460","https://openalex.org/W2593172471","https://openalex.org/W2599162857","https://openalex.org/W2951619441","https://openalex.org/W3105284836","https://openalex.org/W3106117604","https://openalex.org/W3146279708","https://openalex.org/W4240163901","https://openalex.org/W4285719527","https://openalex.org/W6687026183","https://openalex.org/W6729581631","https://openalex.org/W6734548531"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W2168550483","https://openalex.org/W3180803030","https://openalex.org/W2768900401","https://openalex.org/W2993507867","https://openalex.org/W2012416568","https://openalex.org/W3025845664","https://openalex.org/W2143690511","https://openalex.org/W3151864192","https://openalex.org/W2036525499"],"abstract_inverted_index":{"In":[0,89],"this":[1,90],"paper,":[2],"we":[3,92],"propose":[4],"a":[5,26,53,105],"novel":[6],"Spin":[7],"Orbit":[8],"Torque":[9],"Magnetic":[10],"Random":[11],"Access":[12],"Memory":[13],"(SOT-MRAM)":[14],"array":[15],"design":[16,129],"that":[17,123],"could":[18,47,67],"either":[19],"work":[20],"as":[21,38,104],"non-volatile":[22],"memory":[23,36,60],"or":[24],"implement":[25],"reconfigurable":[27],"in-memory":[28,65,95,126],"logic":[29,33,45,66],"(AND/OR/XOR)":[30],"without":[31],"addon":[32],"circuits":[34],"to":[35,70,74,108,118,139,157],"chip":[37],"in":[39,83,154],"conventional":[40,84],"logic-in-memory":[41],"designs.":[42],"The":[43,116],"computed":[44],"output":[46],"be":[48,68],"simply":[49],"read":[50],"out":[51],"like":[52],"typical":[54],"MRAM":[55],"bit-cell":[56],"through":[57],"the":[58,110,113,124],"modified":[59],"peripheral":[61],"circuits.":[62],"Such":[63],"intrinsic":[64],"used":[69],"process":[71],"data":[72,81,96,127],"locally":[73],"greatly":[75],"reduce":[76],"power-hungry":[77],"and":[78,133,141],"long":[79],"distance":[80],"communication":[82],"Von":[85],"Neumann":[86],"computing":[87],"systems.":[88],"work,":[91],"further":[93],"employ":[94],"encryption":[97,128],"using":[98],"Advanced":[99],"Encryption":[100],"Standard":[101],"(AES)":[102],"algorithm":[103],"case":[106],"study":[107],"demonstrate":[109],"efficiency":[111],"of":[112],"proposed":[114,125],"design.":[115],"device":[117],"architecture":[119],"co-simulation":[120],"results":[121],"show":[122],"can":[130],"achieve":[131],"71.2%":[132],"17.3%":[134],"lower":[135],"energy":[136],"consumption":[137],"compared":[138,156],"CMOS-ASIC":[140],"recent":[142],"Domain":[143],"Wall":[144],"(DW)-AES":[145],"implementations,":[146],"respectively.":[147],"Furthermore,":[148],"it":[149],"shows":[150],"~":[151],"33%":[152],"reduction":[153],"area":[155],"DW-AES.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}