{"id":"https://openalex.org/W2760225093","doi":"https://doi.org/10.1109/nanoarch.2017.8053716","title":"Verilog \u2014 A compact model of a ME-MTJ based XNOR/NOR gate","display_name":"Verilog \u2014 A compact model of a ME-MTJ based XNOR/NOR gate","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2760225093","doi":"https://doi.org/10.1109/nanoarch.2017.8053716","mag":"2760225093"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2017.8053716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102320778","display_name":"Nishtha Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]},{"id":"https://openalex.org/I115566878","display_name":"Shahid Bahonar University of Kerman","ror":"https://ror.org/04zn42r77","country_code":"IR","type":"education","lineage":["https://openalex.org/I115566878"]}],"countries":["IR","NL"],"is_corresponding":true,"raw_author_name":"Nishtha Sharma","raw_affiliation_strings":["Delft University of Technology, Delft, The Netherlands","Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran","institution_ids":["https://openalex.org/I115566878"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113851115","display_name":"Andrew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I115566878","display_name":"Shahid Bahonar University of Kerman","ror":"https://ror.org/04zn42r77","country_code":"IR","type":"education","lineage":["https://openalex.org/I115566878"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["IR","NL"],"is_corresponding":false,"raw_author_name":"Andrew Marshall","raw_affiliation_strings":["Delft University of Technology, Delft, The Netherlands","Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran","institution_ids":["https://openalex.org/I115566878"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054953441","display_name":"F. Bird","orcid":"https://orcid.org/0000-0002-6966-9007"},"institutions":[{"id":"https://openalex.org/I115566878","display_name":"Shahid Bahonar University of Kerman","ror":"https://ror.org/04zn42r77","country_code":"IR","type":"education","lineage":["https://openalex.org/I115566878"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Jonathan Bird","raw_affiliation_strings":["Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shahid Bahonar university of kerman, Kerman, Iran","institution_ids":["https://openalex.org/I115566878"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102320778"],"corresponding_institution_ids":["https://openalex.org/I115566878","https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5707008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"31","issue":null,"first_page":"162","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.984602689743042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6687706708908081},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6431229114532471},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6408369541168213},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5966943502426147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5426218509674072},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5289102792739868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46837812662124634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41659265756607056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2728860378265381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21536365151405334},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1254831850528717},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.09724321961402893}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.984602689743042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6687706708908081},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6431229114532471},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6408369541168213},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5966943502426147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5426218509674072},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5289102792739868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46837812662124634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41659265756607056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2728860378265381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21536365151405334},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1254831850528717},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.09724321961402893}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2017.8053716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1546490615","https://openalex.org/W1580024056","https://openalex.org/W1951654498","https://openalex.org/W1974831841","https://openalex.org/W1978544541","https://openalex.org/W2000471108","https://openalex.org/W2019378533","https://openalex.org/W2037353268","https://openalex.org/W2040475153","https://openalex.org/W2040925094","https://openalex.org/W2045343352","https://openalex.org/W2057987048","https://openalex.org/W2088797290","https://openalex.org/W2096445739","https://openalex.org/W2105984388","https://openalex.org/W2109008112","https://openalex.org/W2119189619","https://openalex.org/W2146084604","https://openalex.org/W2168626011","https://openalex.org/W2177276833","https://openalex.org/W2212466271","https://openalex.org/W2236062965","https://openalex.org/W2314903085","https://openalex.org/W2351063818","https://openalex.org/W2440157477","https://openalex.org/W2558690574","https://openalex.org/W2963771263","https://openalex.org/W3103549202","https://openalex.org/W4233120962"],"related_works":["https://openalex.org/W1981364906","https://openalex.org/W2140092109","https://openalex.org/W2119985366","https://openalex.org/W3093482235","https://openalex.org/W3088662852","https://openalex.org/W2151773946","https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W4312097652","https://openalex.org/W3209042773"],"abstract_inverted_index":{"We":[0,51],"present":[1],"the":[2,53,70],"first":[3],"Verilog-A":[4,43],"based":[5,14,68],"models":[6,36],"of":[7,55],"a":[8,23],"magneto-electric":[9],"magnetic":[10],"tunnel":[11],"junction":[12],"(ME-MTJ)":[13],"XNOR":[15,71],"and":[16,32,44],"NOR":[17],"logic":[18,33,59],"gates.":[19],"The":[20,35],"ME-MTJ":[21,57],"is":[22,73],"low-power":[24],"beyond-CMOS":[25],"technology,":[26],"with":[27,46],"possible":[28],"applications":[29],"in":[30,42],"memory":[31,63],"devices.":[34],"presented":[37],"here":[38],"have":[39],"been":[40],"developed":[41],"validated":[45],"simulations":[47],"using":[48],"cadence":[49],"spectre.":[50],"show":[52],"operation":[54],"this":[56],"dual-purpose":[58],"gate":[60,72],"illustrating":[61],"integrated":[62],"capabilities.":[64],"A":[65],"full":[66],"adder":[67],"on":[69],"also":[74],"validated.":[75]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}