{"id":"https://openalex.org/W2756701274","doi":"https://doi.org/10.1109/nanoarch.2017.8053713","title":"Reconfigurable processing in memory architecture based on spin orbit torque","display_name":"Reconfigurable processing in memory architecture based on spin orbit torque","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2756701274","doi":"https://doi.org/10.1109/nanoarch.2017.8053713","mag":"2756701274"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2017.8053713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038647640","display_name":"Liang Chang","orcid":"https://orcid.org/0000-0002-6685-5576"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Liang Chang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056897117","display_name":"Zhaohao Wang","orcid":"https://orcid.org/0000-0002-2999-7903"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaohao Wang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018693228","display_name":"Youguang Zhang","orcid":"https://orcid.org/0009-0008-0928-4210"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youguang Zhang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109540745","display_name":"Weisheng Zhao","orcid":"https://orcid.org/0009-0003-1386-4887"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weisheng Zhao","raw_affiliation_strings":["School of Electrical and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038647640"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.8601,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76021468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"336","issue":null,"first_page":"95","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780560255050659},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6423816680908203},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5813620090484619},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5323522686958313},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5196822285652161},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4792992174625397},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46003398299217224},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.45336514711380005},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45120513439178467},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.44155049324035645},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4389648735523224},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.43208515644073486},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4240686297416687},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42276760935783386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37601298093795776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36707815527915955},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3504769802093506},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3492940664291382},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.22388190031051636},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.12351086735725403}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780560255050659},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6423816680908203},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5813620090484619},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5323522686958313},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5196822285652161},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4792992174625397},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46003398299217224},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.45336514711380005},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45120513439178467},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.44155049324035645},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4389648735523224},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.43208515644073486},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4240686297416687},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42276760935783386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37601298093795776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36707815527915955},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3504769802093506},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3492940664291382},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.22388190031051636},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.12351086735725403},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2017.8053713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2017.8053713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1992822815","https://openalex.org/W2014744284","https://openalex.org/W2024122052","https://openalex.org/W2077066011","https://openalex.org/W2086112773","https://openalex.org/W2103742924","https://openalex.org/W2118531588","https://openalex.org/W2508602506","https://openalex.org/W2518702383","https://openalex.org/W4254672563","https://openalex.org/W6726678089","https://openalex.org/W6836480157"],"related_works":["https://openalex.org/W1569262345","https://openalex.org/W2123815799","https://openalex.org/W2534610203","https://openalex.org/W2044064773","https://openalex.org/W2155643858","https://openalex.org/W2092457820","https://openalex.org/W2114859707","https://openalex.org/W2518875864","https://openalex.org/W3006048143","https://openalex.org/W2615320339"],"abstract_inverted_index":{"Data":[0],"intensive":[1],"workloads":[2,131],"increase":[3],"significantly":[4],"bandwidth":[5],"and":[6,50,120],"power":[7],"pressures":[8],"to":[9,28,41,63,106,124,134],"the":[10,25,30,34,43,48,61,65,115,122,136,148],"memory":[11,27,118],"system.":[12],"One":[13],"possible":[14],"solution":[15],"is":[16,79],"processing-in-memory":[17],"(PIM)":[18],"which":[19,47],"moves":[20],"several":[21],"logic":[22,31,51,109],"components":[23],"into":[24,110],"main":[26,117],"accelerate":[29],"computation.":[32],"Recently,":[33],"concept":[35,99],"of":[36,68,81,100,138],"processing-in-nonvolatile-memory":[37],"(PINVM)":[38],"was":[39],"proposed":[40,140,149],"against":[42],"technology":[44,52],"issue":[45],"in":[46],"DRAM":[49],"require":[53],"different":[54],"metal":[55],"layer.":[56],"In":[57,93],"addition,":[58],"PINVM":[59],"has":[60],"potential":[62],"mitigates":[64],"thermal":[66],"influence":[67],"3D-technology":[69],"based":[70],"PIM.":[71],"Spin-orbit-torque":[72],"(SOT)":[73],"Magnetoresistive":[74],"Random":[75],"Access":[76],"Memory":[77],"(MRAM)":[78],"one":[80],"promising":[82],"NVMs":[83],"with":[84],"high":[85],"energy-efficiency,":[86],"fast":[87],"switching,":[88],"separate":[89],"read/write":[90],"paths":[91],"etc.":[92],"this":[94],"paper,":[95],"we":[96],"propose":[97],"a":[98],"reconfigurable":[101,108],"processing-in-SOT":[102],"MRAM":[103],"(PISOTM)":[104],"architecture":[105,150],"integrate":[107],"non-volatile":[111],"memory.":[112],"We":[113],"extend":[114],"existing":[116],"interface":[119],"modify":[121],"controller":[123],"obtained":[125],"various":[126],"arithmetic":[127],"function.":[128],"Several":[129],"data-intensive":[130],"are":[132],"selected":[133],"evaluate":[135],"performance":[137],"our":[139],"PISOTM":[141],"architecture.":[142],"The":[143],"simulation":[144],"results":[145],"show":[146],"that":[147],"can":[151],"achieve":[152],"high-speedup":[153],"improvement.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}