{"id":"https://openalex.org/W1526568018","doi":"https://doi.org/10.1109/nanoarch.2015.7180598","title":"Interconnect networks for memristor crossbar","display_name":"Interconnect networks for memristor crossbar","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1526568018","doi":"https://doi.org/10.1109/nanoarch.2015.7180598","mag":"1526568018"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2015.7180598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2015.7180598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101446253","display_name":"Lei Xie","orcid":"https://orcid.org/0000-0002-4188-5015"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Lei Xie","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052786273","display_name":"Hoang Anh Du Nguyen","orcid":"https://orcid.org/0000-0002-4618-7371"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hoang Anh Du Nguyen","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL","Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042250419","display_name":"Mottaqiallah Taouil","orcid":"https://orcid.org/0000-0002-9911-4846"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mottaqiallah Taouil","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058128591","display_name":"Koen Bertels","orcid":"https://orcid.org/0000-0001-9310-4885"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Koen Bertels","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101446253"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.9729,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8718455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"3","issue":null,"first_page":"124","last_page":"129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8702776432037354},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8084414601325989},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6992197036743164},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5158888101577759},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4934510290622711},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4815559685230255},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4805215299129486},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.47870922088623047},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47718536853790283},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4753125309944153},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.4692618250846863},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4409107267856598},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.31886720657348633},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23584458231925964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1994146704673767},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13375627994537354},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12117844820022583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10547080636024475},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09094199538230896}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8702776432037354},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8084414601325989},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6992197036743164},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5158888101577759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4934510290622711},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4815559685230255},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4805215299129486},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.47870922088623047},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47718536853790283},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4753125309944153},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.4692618250846863},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4409107267856598},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.31886720657348633},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23584458231925964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1994146704673767},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13375627994537354},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12117844820022583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10547080636024475},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09094199538230896},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2015.7180598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2015.7180598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1001141960","https://openalex.org/W1979799588","https://openalex.org/W2006221630","https://openalex.org/W2008901850","https://openalex.org/W2036850929","https://openalex.org/W2066280488","https://openalex.org/W2074357625","https://openalex.org/W2090413838","https://openalex.org/W2107969613","https://openalex.org/W2170731400","https://openalex.org/W2323986115","https://openalex.org/W2773863946","https://openalex.org/W2797073904","https://openalex.org/W2798909945","https://openalex.org/W3152310809","https://openalex.org/W4285719527","https://openalex.org/W6632698520","https://openalex.org/W6672930468","https://openalex.org/W6747297457"],"related_works":["https://openalex.org/W2171130799","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W3164474614","https://openalex.org/W4253441086","https://openalex.org/W2548135880","https://openalex.org/W2516929886","https://openalex.org/W3177379469","https://openalex.org/W2005875039","https://openalex.org/W2942778963"],"abstract_inverted_index":{"As":[0],"the":[1,36,57,90,96,99,107,136,139,160,176],"down-scaling":[2],"of":[3,35,92,101,138,164],"CMOS":[4],"technology":[5],"reaches":[6],"inherent":[7],"physical":[8],"device":[9],"limits,":[10],"major":[11],"challenges":[12],"arise":[13],"such":[14],"as":[15,25,117,119],"reliability,":[16],"power":[17],"consumption,":[18],"etc.":[19,50],"Novel":[20],"technologies":[21],"are":[22,62,149,158],"under":[23],"investigation":[24],"an":[26],"alternative":[27],"for":[28,56,77,167],"next-generation":[29],"VLSI":[30],"circuits.":[31,67],"Memristor":[32],"is":[33,87,125],"one":[34,145],"promising":[37],"candidates":[38],"due":[39],"to":[40,106],"its":[41],"scalability,":[42],"non-volatility,":[43],"practically":[44],"zero":[45],"leakage,":[46],"high":[47],"integration":[48],"density,":[49],"Several":[51],"applications":[52],"have":[53],"been":[54],"proposed":[55,140],"memristor":[58],"crossbar":[59,83],"architecture;":[60],"examples":[61],"neuromophic,":[63],"memories":[64],"and":[65,73,98,144,154,186],"logic":[66,79,132,181],"This":[68],"paper":[69],"proposes":[70],"a":[71,82,123,126,130,169,173,184],"generic":[72,180],"flexible":[74],"interconnect":[75,165],"network":[76],"memristor-based":[78],"circuits":[80],"within":[81,172,183],"architecture.":[84],"The":[85],"scheme":[86],"based":[88],"on":[89],"use":[91],"reserved":[93,108],"memristors":[94],"(within":[95],"crossbar)":[97],"execution":[100],"copy":[102],"operations":[103],"from":[104],"and/or":[105],"memristors;":[109],"it":[110],"can":[111],"be":[112],"applied":[113],"both":[114],"at":[115],"intra-tile":[116,143],"well":[118],"inter-tile":[120,146],"level,":[121],"where":[122],"tile":[124,174],"basic":[127],"block":[128],"performing":[129],"simple":[131],"function.":[133],"To":[134],"illustrate":[135],"potential":[137],"scheme,":[141],"two":[142],"case":[147,161],"study":[148],"evaluated":[150],"using":[151],"SPICE":[152],"simulation,":[153],"their":[155],"incurred":[156],"costs":[157],"analyzed;":[159],"studies":[162],"consist":[163],"networks":[166],"(a)":[168],"specific":[170],"function":[171],"(i.e.,":[175],"matrix":[177],"transpose),":[178],"(b)":[179],"functions":[182],"tile,":[185],"(c)":[187],"communication":[188],"between":[189],"tiles.":[190]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}