{"id":"https://openalex.org/W2151311670","doi":"https://doi.org/10.1109/nanoarch.2013.6623045","title":"Automatic Place&Route of Nano-magnetic Logic circuits","display_name":"Automatic Place&Route of Nano-magnetic Logic circuits","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2151311670","doi":"https://doi.org/10.1109/nanoarch.2013.6623045","mag":"2151311670"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2013.6623045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2013.6623045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012025330","display_name":"Marco Vacca","orcid":"https://orcid.org/0000-0003-2920-3357"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Vacca","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016806452","display_name":"Stefano Frache","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Frache","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036441962","display_name":"Mariagrazia Graziano","orcid":"https://orcid.org/0000-0002-8721-9990"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Graziano","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003868450","display_name":"L. Di Crescenzo","orcid":"https://orcid.org/0000-0003-3438-6063"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Di Crescenzo","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080458903","display_name":"Fabrizio Cairo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Cairo","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077512098","display_name":"Maurizio Zamboni","orcid":"https://orcid.org/0000-0001-8179-5973"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Zamboni","raw_affiliation_strings":["Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5012025330"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.5378,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.89886341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"1","issue":null,"first_page":"58","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6678301095962524},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5971704721450806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5830072164535522},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5640907287597656},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5372068881988525},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5048442482948303},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4838234782218933},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47818806767463684},{"id":"https://openalex.org/keywords/nano","display_name":"Nano-","score":0.4644221365451813},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4459567070007324},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.41878095269203186},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40607213973999023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39529260993003845},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38537919521331787},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24768060445785522},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21114301681518555},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1916906237602234}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6678301095962524},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5971704721450806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5830072164535522},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5640907287597656},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5372068881988525},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5048442482948303},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4838234782218933},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47818806767463684},{"id":"https://openalex.org/C2780357685","wikidata":"https://www.wikidata.org/wiki/Q154357","display_name":"Nano-","level":2,"score":0.4644221365451813},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4459567070007324},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.41878095269203186},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40607213973999023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39529260993003845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38537919521331787},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24768060445785522},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21114301681518555},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1916906237602234},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2013.6623045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2013.6623045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1592985711","https://openalex.org/W1974131907","https://openalex.org/W1989596475","https://openalex.org/W2016865630","https://openalex.org/W2017128133","https://openalex.org/W2017857945","https://openalex.org/W2025768701","https://openalex.org/W2028294129","https://openalex.org/W2037906217","https://openalex.org/W2049176002","https://openalex.org/W2092978386","https://openalex.org/W2107979398","https://openalex.org/W2139276312","https://openalex.org/W2160756809","https://openalex.org/W2164059484","https://openalex.org/W2172569416","https://openalex.org/W6647906750","https://openalex.org/W6673827446"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2085176210","https://openalex.org/W1939541994","https://openalex.org/W2386022279","https://openalex.org/W818963952","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W1488117239","https://openalex.org/W2169337913"],"abstract_inverted_index":{"The":[0,16],"analysis":[1],"of":[2,18,29,44,50],"effective":[3],"expectations":[4],"on":[5,86],"emerging":[6],"nanotechnologies,":[7],"like":[8],"Nano-magnetic":[9,58,76],"Logic,":[10],"is":[11],"currently":[12],"a":[13],"difficult":[14],"task.":[15],"lack":[17],"tools":[19],"that":[20,37],"enable":[21],"the":[22],"design":[23,66],"at":[24],"logic":[25],"and":[26,70,79,92],"physical":[27],"level":[28],"nano-circuits":[30],"does":[31],"not":[32],"allow":[33],"to":[34,74,94],"inspect":[35],"properties":[36],"can":[38,99],"be":[39],"derived":[40,81],"only":[41],"considering":[42],"circuits":[43,89],"reasonable":[45],"complexity.":[46],"We":[47,68],"present":[48],"results":[49],"an":[51],"unprecedented":[52],"Place":[53],"&":[54],"Route":[55],"engine":[56],"for":[57,64],"logic,":[59],"integrated":[60],"in":[61],"our":[62],"tool":[63],"nanotechnologies":[65],"exploration.":[67],"developed":[69],"compared":[71],"several":[72],"algorithms":[73],"tackle":[75],"Logic":[77,98],"constraints":[78],"limitations,":[80],"by":[82],"real-life":[83],"technological":[84],"implementations,":[85],"complex":[87],"combinational":[88],"(ISCAS85":[90],"benchmarks)":[91],"show":[93],"what":[95],"extent":[96],"Nano-Magnetic":[97],"advance":[100],"CMOS.":[101]},"counts_by_year":[{"year":2014,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}