{"id":"https://openalex.org/W2077813824","doi":"https://doi.org/10.1109/nanoarch.2011.5941494","title":"Low-power functionality enhanced computation architecture using spin-based devices","display_name":"Low-power functionality enhanced computation architecture using spin-based devices","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2077813824","doi":"https://doi.org/10.1109/nanoarch.2011.5941494","mag":"2077813824"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2011.5941494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074954167","display_name":"Georgios Panagopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Georgios Panagopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052720031","display_name":"Behtash Behin\u2010Aein","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Behtash Behin-Aein","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061888863","display_name":"Srikant Srinivasan","orcid":"https://orcid.org/0000-0001-8605-3952"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikant Srinivasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103551965","display_name":"Angik Sarkar","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Angik Sarkar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5085682261"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":7.9489,"has_fulltext":false,"cited_by_count":77,"citation_normalized_percentile":{"value":0.97738785,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7227327227592468},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.666488528251648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6582201719284058},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6319856643676758},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6048106551170349},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5666221380233765},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5028631091117859},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.499225378036499},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4604102075099945},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44563695788383484},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4412577450275421},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.425537645816803},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42220380902290344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3604523241519928},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3583390712738037},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32076728343963623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22319048643112183},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21321234107017517},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14462953805923462},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08987593650817871}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7227327227592468},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.666488528251648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6582201719284058},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6319856643676758},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6048106551170349},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5666221380233765},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5028631091117859},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.499225378036499},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4604102075099945},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44563695788383484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4412577450275421},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.425537645816803},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42220380902290344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3604523241519928},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3583390712738037},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32076728343963623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22319048643112183},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21321234107017517},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14462953805923462},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08987593650817871},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2011.5941494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1489111899","https://openalex.org/W1761143336","https://openalex.org/W1976915281","https://openalex.org/W1977595782","https://openalex.org/W1983449030","https://openalex.org/W2006271366","https://openalex.org/W2033056603","https://openalex.org/W2046941979","https://openalex.org/W2069510906","https://openalex.org/W2111083335","https://openalex.org/W2119982490","https://openalex.org/W2126259185","https://openalex.org/W2136789345","https://openalex.org/W2142715748","https://openalex.org/W2147577254","https://openalex.org/W2169757251","https://openalex.org/W2535844537","https://openalex.org/W3103215907","https://openalex.org/W6667813637"],"related_works":["https://openalex.org/W24944685","https://openalex.org/W6024065","https://openalex.org/W2178512053","https://openalex.org/W2114346412","https://openalex.org/W1491122910","https://openalex.org/W2766377030","https://openalex.org/W2350960814","https://openalex.org/W1631652082","https://openalex.org/W2063209251","https://openalex.org/W4241064602"],"abstract_inverted_index":{"Power":[0],"consumption":[1],"in":[2,172,191,195,200],"CMOS":[3,182],"integrated":[4,48],"circuits":[5,49],"increases":[6],"every":[7],"technology":[8],"generation":[9],"due":[10],"to":[11,41,163,180],"increased":[12],"subthreshold":[13],"and":[14,55,87,111,139,142,147,161,193],"gate":[15],"leakage":[16],"currents.":[17],"To":[18],"cope":[19],"with":[20,50,197],"such":[21],"a":[22,79,88],"problem,":[23],"researchers":[24],"have":[25,77,127],"started":[26],"looking":[27],"at":[28,149],"the":[29,101,115,165,168,184],"possibility":[30],"of":[31,103,118,132,167],"logic":[32,65,106,121],"devices":[33,66],"based":[34,43,186],"on":[35],"electron":[36],"spin,":[37],"as":[38],"an":[39],"alternative":[40],"charge":[42],"CMOS,":[44],"for":[45,73],"realizing":[46],"low-power":[47,69,109],"low":[51],"active":[52],"power":[53,192],"dissipation":[54],"zero":[56],"standby":[57],"leakage.":[58],"In":[59,124],"this":[60],"paper,":[61],"we":[62,126,143],"investigate":[63],"spin-based":[64],"that":[67],"employ":[68],"spin-torque":[70],"switching":[71],"mechanism":[72],"circuit":[74],"operation.":[75],"We":[76,152],"developed":[78],"Functionality":[80],"Enhanced":[81],"All":[82],"Spin":[83],"Logic":[84],"(FEASL)":[85],"architecture":[86],"synthesis":[89],"framework":[90],"using":[91,159],"Logically":[92],"Passively":[93],"Self":[94],"Dual":[95],"(LPSD)":[96],"formulation.":[97],"This":[98],"methodology":[99],"enables":[100],"design":[102],"large":[104],"functional":[105],"blocks,":[107],"especially":[108],"adders":[110,160],"multipliers,":[112],"which":[113,134],"constitute":[114],"building":[116],"blocks":[117],"all":[119],"arithmetic":[120],"units":[122],"(ALU).":[123],"addition,":[125],"investigated":[128],"three":[129],"different":[130],"variants":[131],"ASL,":[133],"are":[135],"low-power,":[136],"medium-power-medium":[137],"performance":[138,141],"high":[140],"analyze":[144],"their":[145],"merits":[146],"drawbacks":[148],"circuit/architecture":[150],"level.":[151],"synthesized":[153],"Discrete":[154],"Cosine":[155],"Transform":[156],"(DCT)":[157],"algorithm":[158],"multipliers":[162],"show":[164],"efficacy":[166],"proposed":[169],"FEASL":[170,185],"approach":[171],"designing":[173],"digital":[174],"signal":[175],"processing":[176],"(DSP)":[177],"systems.":[178],"Compared":[179],"15nm":[181],"implementation,":[183],"DCT":[187],"shows":[188],"88%":[189],"improvement":[190],"83%":[194],"PDP":[196],"43%":[198],"degradation":[199],"performance.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}