{"id":"https://openalex.org/W1971543343","doi":"https://doi.org/10.1109/nanoarch.2011.5941493","title":"Energy efficient many-core processor for recognition and mining using spin-based memory","display_name":"Energy efficient many-core processor for recognition and mining using spin-based memory","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W1971543343","doi":"https://doi.org/10.1109/nanoarch.2011.5941493","mag":"1971543343"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2011.5941493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045219356","display_name":"Rangharajan Venkatesan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rangharajan Venkatesan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039111452","display_name":"Vinay K. Chippa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vinay K. Chippa","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045219356"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4505,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88822487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":null,"first_page":"122","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7771426439285278},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5532019138336182},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44834113121032715},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.43928948044776917},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.43673932552337646},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.432339072227478},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41589054465293884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38349926471710205},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3790072798728943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34994766116142273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25463205575942993},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22078827023506165},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.20800399780273438},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08907455205917358},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08215612173080444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7771426439285278},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5532019138336182},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44834113121032715},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.43928948044776917},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.43673932552337646},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.432339072227478},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41589054465293884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38349926471710205},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3790072798728943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34994766116142273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25463205575942993},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22078827023506165},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.20800399780273438},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08907455205917358},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08215612173080444},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2011.5941493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1479699553","https://openalex.org/W1981443800","https://openalex.org/W1981484129","https://openalex.org/W2005522813","https://openalex.org/W2009481135","https://openalex.org/W2035156756","https://openalex.org/W2045865593","https://openalex.org/W2048588974","https://openalex.org/W2064977311","https://openalex.org/W2084007230","https://openalex.org/W2091434413","https://openalex.org/W2102255233","https://openalex.org/W2116826022","https://openalex.org/W2118827712","https://openalex.org/W2121290756","https://openalex.org/W2136316949","https://openalex.org/W2138670105","https://openalex.org/W2142715748","https://openalex.org/W2148831941","https://openalex.org/W2153830758","https://openalex.org/W2162474888","https://openalex.org/W2169875292","https://openalex.org/W2526202524","https://openalex.org/W3102163985","https://openalex.org/W6628738999","https://openalex.org/W6659044281","https://openalex.org/W6675347859"],"related_works":["https://openalex.org/W4389476357","https://openalex.org/W2465781960","https://openalex.org/W2606565524","https://openalex.org/W2811273125","https://openalex.org/W3108003711","https://openalex.org/W254684032","https://openalex.org/W4352974250","https://openalex.org/W2115061140","https://openalex.org/W4311294724","https://openalex.org/W120214571"],"abstract_inverted_index":{"Emerging":[0],"workloads":[1],"such":[2],"as":[3],"Recognition,":[4],"Mining":[5,53],"and":[6,42,51,74,95,107,117,120,128,166,197],"Synthesis":[7],"present":[8,39],"great":[9,28],"opportunities":[10],"for":[11,49,199],"many-core":[12,46],"parallel":[13],"computing,":[14],"but":[15],"also":[16],"place":[17],"significant":[18,192],"demands":[19],"on":[20,81],"the":[21,40,82,88,105,125,134,139,151,169],"memory":[22,65,73,83,172,188],"system.":[23],"Spin-based":[24],"devices":[25],"have":[26],"shown":[27],"promise":[29],"in":[30,133,194],"enabling":[31],"high-density,":[32],"energy-efficient":[33],"memory.":[34,57,79],"In":[35],"this":[36],"paper,":[37],"we":[38,86],"design":[41,127,141,149,174],"evaluation":[43],"of":[44,68,90,115,180],"a":[45,62,69,75,146],"domain-specific":[47],"processor":[48,60],"Recognition":[50],"Data":[52],"(RM)":[54],"using":[55],"spin-based":[56],"The":[58],"RM":[59,135,159],"has":[61],"two-level":[63],"on-chip":[64],"hierarchy":[66],"consisting":[67],"streaming":[70],"access":[71,77,84],"first-level":[72],"random":[76],"second-level":[78],"Based":[80],"characteristics,":[85],"suggest":[87,184],"use":[89,121],"Domain":[91],"Wall":[92],"Memory":[93],"(DWM)":[94],"Spin":[96],"Transfer":[97],"Torque":[98],"Magnetic":[99],"RAM":[100],"(STT":[101],"MRAM)":[102],"to":[103,123,145],"realize":[104],"first":[106],"second":[108],"levels,":[109],"respectively.":[110],"We":[111,137],"develop":[112],"architectural":[113,131],"models":[114],"DWM":[116],"STT":[118],"MRAM,":[119],"them":[122],"evaluate":[124,138],"proposed":[126,140],"explore":[129],"various":[130],"tradeoffs":[132],"processor.":[136],"by":[142],"comparing":[143],"it":[144],"CMOS":[147],"based":[148,173,187],"at":[150],"same":[152],"45nm":[153],"technology":[154],"node.":[155],"For":[156],"three":[157],"representative":[158],"algorithms":[160],"(Support":[161],"Vector":[162],"Machines,":[163],"k-means":[164],"clustering,":[165],"GLVQ":[167],"classification),":[168],"iso-area":[170],"spin":[171,186],"achieves":[175],"an":[176],"energy-delay":[177],"product":[178],"improvement":[179],"1.5X-3X.":[181],"Our":[182],"results":[183],"that":[185],"technologies":[189],"can":[190],"enable":[191],"improvements":[193],"energy":[195],"efficiency":[196],"performance":[198],"highly":[200],"parallel,":[201],"data-intensive":[202],"workloads.":[203]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}