{"id":"https://openalex.org/W2065442707","doi":"https://doi.org/10.1109/nanoarch.2011.5941481","title":"Improving performance of NEM relay logic circuits using integrated charge-boosting flip flop","display_name":"Improving performance of NEM relay logic circuits using integrated charge-boosting flip flop","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2065442707","doi":"https://doi.org/10.1109/nanoarch.2011.5941481","mag":"2065442707"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2011.5941481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057200821","display_name":"Ramakrishnan Venkatasubramanian","orcid":"https://orcid.org/0000-0003-4625-1799"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ramakrishnan Venkatasubramanian","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030333618","display_name":"Sujan K. Manohar","orcid":"https://orcid.org/0000-0002-6203-9782"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujan K. Manohar","raw_affiliation_strings":["VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062920454","display_name":"Poras T. Balsara","orcid":"https://orcid.org/0000-0003-1263-787X"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Poras T. Balsara","raw_affiliation_strings":["VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057200821"],"corresponding_institution_ids":["https://openalex.org/I162577319","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.0599,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79592384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.560337245464325},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5357726216316223},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5236703753471375},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5008578300476074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47467637062072754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46947988867759705},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4492564797401428},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44453251361846924},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4338036775588989},{"id":"https://openalex.org/keywords/booster","display_name":"Booster (rocketry)","score":0.43271127343177795},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.43176785111427307},{"id":"https://openalex.org/keywords/voltage-doubler","display_name":"Voltage doubler","score":0.43150559067726135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3700522184371948},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.33550795912742615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3221883177757263},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.31353944540023804},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15449082851409912},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.15161359310150146}],"concepts":[{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.560337245464325},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5357726216316223},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5236703753471375},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5008578300476074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47467637062072754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46947988867759705},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4492564797401428},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44453251361846924},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4338036775588989},{"id":"https://openalex.org/C203165030","wikidata":"https://www.wikidata.org/wiki/Q741745","display_name":"Booster (rocketry)","level":2,"score":0.43271127343177795},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.43176785111427307},{"id":"https://openalex.org/C106224450","wikidata":"https://www.wikidata.org/wiki/Q117903","display_name":"Voltage doubler","level":5,"score":0.43150559067726135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3700522184371948},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.33550795912742615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3221883177757263},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.31353944540023804},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15449082851409912},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.15161359310150146},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2011.5941481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2011.5941481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1914756422","https://openalex.org/W2009608485","https://openalex.org/W2077070937","https://openalex.org/W2084815382","https://openalex.org/W2106313286","https://openalex.org/W2106775553","https://openalex.org/W2123892915","https://openalex.org/W2137370202","https://openalex.org/W2139008889","https://openalex.org/W2151614652","https://openalex.org/W4239175426","https://openalex.org/W6682247806"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W1017999001","https://openalex.org/W4361799621","https://openalex.org/W4226211266","https://openalex.org/W3165307257","https://openalex.org/W4295177619","https://openalex.org/W744790032","https://openalex.org/W2791832526","https://openalex.org/W2109857948","https://openalex.org/W2502492371"],"abstract_inverted_index":{"The":[0,46,84,192],"zero":[1],"leakage":[2],"operation":[3,39],"of":[4,12,21,26,38,40,93,115,176,188],"Nano-electromechanical":[5],"(NEM)":[6],"relays":[7,179],"has":[8,107],"generated":[9],"a":[10,112,184,199],"lot":[11],"interest":[13],"in":[14,126,131,163],"low":[15],"power":[16,194],"logic":[17,44,201],"design.":[18],"Mechanical":[19],"delay":[20,32,48],"the":[22,30,36,53,73,89,94,100,104,136,144,155,164],"switches":[23],"is":[24,49,96,138,208],"orders":[25],"magnitude":[27],"larger":[28,134],"than":[29],"electrical":[31],"and":[33,91,128,195,204],"hence":[34],"limits":[35],"speed":[37],"NEM":[41,178],"based":[42,68,171],"digital":[43],"circuits.":[45],"mechanical":[47],"inversely":[50],"proportional":[51],"to":[52,98],"gate-base":[54],"voltage":[55,66],"(V":[56],"<sub":[57,80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58,81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">gb</sub>":[59,82],").":[60],"This":[61,147],"paper":[62],"presents":[63],"an":[64],"integrated":[65],"doubler":[67,137],"flip":[69],"flop":[70,113],"that":[71,110],"improves":[72],"performance":[74,118,196],"by":[75,77],"2X":[76,117,124],"overdriving":[78],"V":[79],".":[83],"parallel":[85],"plate":[86],"capacitance":[87],"between":[88],"gate":[90],"base":[92],"relay":[95],"used":[97],"realize":[99],"storage":[101],"capacitor":[102],"for":[103,111,198],"doubler.":[105],"It":[106],"been":[108],"shown":[109],"fanout":[114],"1,":[116],"boost":[119],"could":[120],"be":[121,150],"achieved":[122],"with":[123,183,203],"increase":[125,130],"area":[127,145],"0.5X":[129],"power.":[132],"For":[133],"fanouts,":[135],"shared":[139],"across":[140],"multiple":[141],"flops":[142],"minimizing":[143],"overhead.":[146],"approach":[148],"can":[149],"extended":[151],"as":[152,154],"long":[153],"overdrive":[156],"does":[157],"not":[158],"create":[159],"any":[160],"reliability":[161],"issues":[162],"device.":[165],"Accurate":[166],"Verilog-A":[167],"models":[168],"were":[169],"developed":[170],"on":[172],"published":[173],"fabrication":[174],"results":[175],"scaled":[177],"operating":[180],"at":[181],"1V":[182],"nominal":[185],"air":[186],"gap":[187],"5":[189],"-":[190],"10nm.":[191],"area,":[193],"trade-off":[197],"sequential":[200],"circuit":[202],"without":[205],"charge":[206],"boosting":[207],"presented.":[209]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}