{"id":"https://openalex.org/W4242010157","doi":"https://doi.org/10.1109/nanoarch.2010.5510922","title":"Intel LVS logic as a combinational logic paradigm in CNT technology","display_name":"Intel LVS logic as a combinational logic paradigm in CNT technology","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W4242010157","doi":"https://doi.org/10.1109/nanoarch.2010.5510922"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2010.5510922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2010.5510922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100672159","display_name":"Bao Liu","orcid":"https://orcid.org/0009-0008-4717-6376"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bao Liu","raw_affiliation_strings":["ECE Department, University of Technology, San Antonio, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Technology, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023159259","display_name":"Zhenfu Cao","orcid":"https://orcid.org/0000-0002-5250-5030"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Cao","raw_affiliation_strings":["EE Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101713804","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0002-5052-5898"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["EE Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["EE Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106715447","display_name":"Pushan Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pushan Tang","raw_affiliation_strings":["EE Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045759677","display_name":"Philip Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip H.-S. Wong","raw_affiliation_strings":["University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42376208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"77","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7933535575866699},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6961300373077393},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6249181032180786},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6233727931976318},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5935554504394531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.582718551158905},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.566505491733551},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5565720796585083},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5258179903030396},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.5138068795204163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47061091661453247},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46053576469421387},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3714407682418823},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27132371068000793},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.25022029876708984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21885794401168823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1916690468788147},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15047118067741394}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7933535575866699},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6961300373077393},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6249181032180786},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6233727931976318},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5935554504394531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.582718551158905},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.566505491733551},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5565720796585083},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5258179903030396},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.5138068795204163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47061091661453247},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46053576469421387},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3714407682418823},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27132371068000793},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25022029876708984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21885794401168823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1916690468788147},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15047118067741394},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2010.5510922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2010.5510922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1603422789","https://openalex.org/W1976942062","https://openalex.org/W2010792305","https://openalex.org/W2032324308","https://openalex.org/W2036475592","https://openalex.org/W2083356842","https://openalex.org/W2089524143","https://openalex.org/W2104445191","https://openalex.org/W2104948161","https://openalex.org/W2118260076","https://openalex.org/W2118973076","https://openalex.org/W3103339143","https://openalex.org/W4242709831","https://openalex.org/W6636268624","https://openalex.org/W6658818165"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2155174752","https://openalex.org/W4324145463","https://openalex.org/W2991771859","https://openalex.org/W2619968078","https://openalex.org/W1593362825","https://openalex.org/W2171918386","https://openalex.org/W2158157809","https://openalex.org/W321873635","https://openalex.org/W2136656113"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"systematically":[4],"evaluate":[5],"combinational":[6,120,133],"logic":[7,17,36,60,79,83,97,114,121,134],"families":[8],"for":[9,13,117],"CNT":[10,38,62,138],"technology":[11,63],"implementation":[12],"a":[14],"variety":[15],"of":[16,91,101],"families,":[18],"signal":[19],"transition":[20],"times,":[21],"and":[22,33,39,50,70,80,89,105,123,126],"transistor":[23],"parameters.":[24],"We":[25,55],"compare":[26],"CMOS":[27,58,112],"static":[28,59,113],"logic,":[29,32],"transmission":[30,77],"gate":[31,78],"Intel":[34,81,95],"LVS":[35,82,96],"in":[37,61,115,137],"silicon":[40,116],"technologies":[41],"by":[42],"SPICE":[43],"simulation":[44],"based":[45],"on":[46],"Predictive":[47],"Technology":[48],"Model":[49],"Stanford":[51],"compact":[52],"CNFET":[53],"models.":[54],"observe":[56],"that":[57],"achieves":[64,84,98],"limited":[65],"(e.g.,":[66,71],"3.44\u00d7)":[67],"performance":[68,87,103],"improvement":[69,88,104],"3.83\u00d7)":[72],"power":[73,92,107],"consumption":[74,93,108],"reduction,":[75],"while":[76],"more":[85],"significant":[86],"orders-of-magnitude":[90],"reduction.":[94],"an":[99,131],"average":[100],"4.02\u00d7":[102],"1137.64\u00d7":[106],"reduction":[109],"compared":[110],"with":[111],"the":[118],"same":[119],"functions":[122],"input":[124],"signals,":[125],"enhanced":[127],"reliability,":[128],"making":[129],"it":[130],"ideal":[132],"circuit":[135],"paradigm":[136],"technology.":[139]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}