{"id":"https://openalex.org/W2146467210","doi":"https://doi.org/10.1109/nanoarch.2007.4400866","title":"Crossbar latch-based combinational and sequential logic for nano FPGA","display_name":"Crossbar latch-based combinational and sequential logic for nano FPGA","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2146467210","doi":"https://doi.org/10.1109/nanoarch.2007.4400866","mag":"2146467210"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2007.4400866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111988218","display_name":"T. Mohamed","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"T. Mohamed","raw_affiliation_strings":["ECE Department, University of Calgary, Calgary, Canada","ECE Dept., University of Calgary, T2N1N4, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"ECE Dept., University of Calgary, T2N1N4, Canada#TAB#","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. A. Jullien","raw_affiliation_strings":["ECE Department, University of Calgary, Calgary, Canada","ECE Dept., University of Calgary, T2N1N4, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"ECE Dept., University of Calgary, T2N1N4, Canada#TAB#","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W. Badawy","raw_affiliation_strings":["ECE Department, University of Calgary, Calgary, Canada","ECE Dept., University of Calgary, T2N1N4, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"ECE Dept., University of Calgary, T2N1N4, Canada#TAB#","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.26484847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.826077938079834},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7693549394607544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6375435590744019},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6353464126586914},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.58314448595047},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5552220940589905},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5461885929107666},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5438031554222107},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.527752697467804},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.48476049304008484},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4330011010169983},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42479783296585083},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.366216242313385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22689267992973328},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21477553248405457},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1355980932712555},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0823107659816742}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.826077938079834},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7693549394607544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6375435590744019},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6353464126586914},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.58314448595047},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5552220940589905},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5461885929107666},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5438031554222107},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.527752697467804},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.48476049304008484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4330011010169983},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42479783296585083},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.366216242313385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22689267992973328},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21477553248405457},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1355980932712555},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0823107659816742}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2007.4400866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1502534336","https://openalex.org/W1571889683","https://openalex.org/W1842186191","https://openalex.org/W1971705300","https://openalex.org/W2003872791","https://openalex.org/W2061991384","https://openalex.org/W2098103045","https://openalex.org/W2106249357","https://openalex.org/W2107969613","https://openalex.org/W2111299528","https://openalex.org/W2117333961","https://openalex.org/W2120403167","https://openalex.org/W2131464521","https://openalex.org/W2147004330","https://openalex.org/W2167086449","https://openalex.org/W4229813013","https://openalex.org/W6634290898"],"related_works":["https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W2466591189","https://openalex.org/W3022525969","https://openalex.org/W2519750906","https://openalex.org/W3105918491","https://openalex.org/W1603944672","https://openalex.org/W2403034840"],"abstract_inverted_index":{"Molecular":[0],"based":[1],"devices":[2,106],"exhibit":[3],"favorable":[4],"electrical":[5],"characteristics":[6],"that":[7],"make":[8],"them":[9],"candidates":[10],"for":[11,42,108],"implementing":[12],"digital":[13],"electronic":[14],"circuits":[15,69],"at":[16],"the":[17,24,50,59,89],"nanoscale.":[18],"Previous":[19],"work":[20],"focused":[21],"on":[22,38],"using":[23],"crossbar":[25,51,60],"array":[26],"to":[27,64],"implement":[28,65],"programmable":[29],"logic":[30,68],"arrays":[31],"in":[32],"which":[33,53],"hybrid":[34],"CMOS/nano":[35],"approaches":[36],"rely":[37],"lithographic":[39,105],"scale":[40],"electronics":[41],"signal":[43,71,111],"restoration":[44,72],"and":[45,73,80,110],"inversion.":[46,74],"In":[47],"this":[48],"paper,":[49],"latch,":[52],"is":[54,62],"an":[55],"integral":[56],"part":[57],"of":[58,77,91],"array,":[61],"used":[63],"full":[66],"combinational":[67,79],"with":[70,104],"Nano":[75],"architectures":[76],"primary":[78],"sequential":[81],"building":[82],"blocks":[83],"are":[84],"presented":[85,100],"since":[86],"they":[87],"constitute":[88],"basis":[90],"a":[92],"homogeneously":[93],"structured":[94],"nanoprocessor":[95],"or":[96],"nano":[97,101],"FPGA.":[98],"The":[99],"system":[102],"interacts":[103],"only":[107],"programming":[109],"I/O.":[112]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}