{"id":"https://openalex.org/W2079583182","doi":"https://doi.org/10.1109/nanoarch.2007.4400858","title":"A shift-register-based QCA memory architecture","display_name":"A shift-register-based QCA memory architecture","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2079583182","doi":"https://doi.org/10.1109/nanoarch.2007.4400858","mag":"2079583182"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2007.4400858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400858","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022912425","display_name":"Andy Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andy Chiu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003001057","display_name":"Jonathan Salkind","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Salkind","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077938103","display_name":"Dan Venutolo","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Venutolo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081080799"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.3643,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63865581,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"284","issue":null,"first_page":"54","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780748009681702},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6106813549995422},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.5565167665481567},{"id":"https://openalex.org/keywords/quantum-cellular-automaton","display_name":"Quantum cellular automaton","score":0.5293192267417908},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5254777073860168},{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.5024123191833496},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4978313446044922},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4583131968975067},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44021403789520264},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4386414885520935},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4359603822231293},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42419371008872986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40756526589393616},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.3554770350456238},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2532578110694885},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1409977674484253},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.10788601636886597},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0911138653755188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780748009681702},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6106813549995422},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.5565167665481567},{"id":"https://openalex.org/C68576872","wikidata":"https://www.wikidata.org/wiki/Q4893239","display_name":"Quantum cellular automaton","level":3,"score":0.5293192267417908},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5254777073860168},{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.5024123191833496},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4978313446044922},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4583131968975067},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44021403789520264},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4386414885520935},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4359603822231293},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42419371008872986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40756526589393616},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.3554770350456238},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2532578110694885},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1409977674484253},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.10788601636886597},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0911138653755188},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2007.4400858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400858","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W116782577","https://openalex.org/W1561050196","https://openalex.org/W1825751090","https://openalex.org/W1986881964","https://openalex.org/W2010323338","https://openalex.org/W2014666159","https://openalex.org/W2023395064","https://openalex.org/W2051320857","https://openalex.org/W2054970444","https://openalex.org/W2104352572","https://openalex.org/W2111296814","https://openalex.org/W2114703757","https://openalex.org/W2119776272","https://openalex.org/W2119954881","https://openalex.org/W2130483008","https://openalex.org/W2133403974","https://openalex.org/W2137003803","https://openalex.org/W2157024459","https://openalex.org/W2160210493","https://openalex.org/W2160409339","https://openalex.org/W2165354638","https://openalex.org/W3102330900","https://openalex.org/W3103339143","https://openalex.org/W3141935682","https://openalex.org/W4236127669","https://openalex.org/W4251407453","https://openalex.org/W4254750393","https://openalex.org/W6679467482"],"related_works":["https://openalex.org/W3185952280","https://openalex.org/W2561005478","https://openalex.org/W3093911585","https://openalex.org/W2044064773","https://openalex.org/W3215043440","https://openalex.org/W2181798140","https://openalex.org/W2534610203","https://openalex.org/W1575240748","https://openalex.org/W1607398250","https://openalex.org/W2546565930"],"abstract_inverted_index":{"A":[0],"quantum-dot":[1],"cellular":[2],"automata":[3],"(QCA)":[4],"design":[5],"of":[6],"an":[7,44],"nxm-bit,":[8],"serial-access,":[9],"shift-register":[10],"based":[11,42],"memory":[12,19,39,50,65,86,102],"architecture":[13,20,40,82,103],"is":[14,28,41],"presented.":[15],"The":[16,38],"shift-register-based":[17],"QCA":[18,36,49],"maintains":[21],"data":[22,32],"at":[23],"a":[24,98],"stable":[25],"conformation,":[26],"which":[27],"contrary":[29],"to":[30,75,105],"traditional":[31],"in-motion":[33],"concept":[34],"for":[35],"architectures.":[37],"on":[43,97],"existing":[45,80],"dual-phase-synchronized,":[46],"line-based,":[47],"one-bit":[48,64],"cell":[51],"building":[52],"block":[53],"that":[54],"provides":[55],"size,":[56],"density":[57],"and":[58,93],"latency":[59],"improvements":[60],"over":[61],"other":[62],"known":[63],"cells":[66,87],"through":[67],"its":[68],"novel":[69],"clocking":[70],"scheme.":[71],"Read/write":[72],"latencies":[73],"up":[74],"2X":[76],"lower":[77],"than":[78],"the":[79],"tile-based":[81],"with":[83,91],"three-phase,":[84],"line-based":[85],"are":[88,95],"obtained.":[89],"Simulations":[90],"QCADesigner":[92],"HDLQ":[94],"performed":[96],"sample":[99],"4times8":[100],"bit":[101],"implementation":[104],"verify":[106],"functionality.":[107]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}