{"id":"https://openalex.org/W2100821826","doi":"https://doi.org/10.1109/nanoarch.2007.4400850","title":"Dynamic redundancy allocation for reliable and high-performance nanocomputing","display_name":"Dynamic redundancy allocation for reliable and high-performance nanocomputing","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2100821826","doi":"https://doi.org/10.1109/nanoarch.2007.4400850","mag":"2100821826"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2007.4400850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100400155","display_name":"Shuo Wang","orcid":"https://orcid.org/0000-0002-4098-7319"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuo Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, USA","[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100436043","display_name":"Lei Wang","orcid":"https://orcid.org/0000-0002-9219-9234"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, USA","[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061990217","display_name":"F. Jain","orcid":"https://orcid.org/0000-0003-3961-6665"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Faquir Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Connecticut, USA","[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"[Dept. of Electrical & Computer Engineering, University of Connecticut, USA]","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":1.796,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.85763677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"294","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.809462308883667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7418736219406128},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6190879344940186},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.557469367980957},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.43059390783309937},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.428548663854599},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3580027222633362},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33965563774108887},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09651795029640198}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.809462308883667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7418736219406128},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6190879344940186},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.557469367980957},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.43059390783309937},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.428548663854599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3580027222633362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33965563774108887},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09651795029640198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nanoarch.2007.4400850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2007.4400850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320310017","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1499451580","https://openalex.org/W1527917373","https://openalex.org/W1685698149","https://openalex.org/W1758853955","https://openalex.org/W1976924286","https://openalex.org/W1985555064","https://openalex.org/W2073237284","https://openalex.org/W2087364765","https://openalex.org/W2095859805","https://openalex.org/W2101084218","https://openalex.org/W2104182963","https://openalex.org/W2107051475","https://openalex.org/W2120230074","https://openalex.org/W2126194017","https://openalex.org/W2130169026","https://openalex.org/W2135436810","https://openalex.org/W2147004330","https://openalex.org/W2155525772","https://openalex.org/W2157093699","https://openalex.org/W2164393230","https://openalex.org/W2170653240","https://openalex.org/W2497735908","https://openalex.org/W2611703827","https://openalex.org/W2983076786","https://openalex.org/W3142147837","https://openalex.org/W3182208082","https://openalex.org/W4251468890","https://openalex.org/W4299479309","https://openalex.org/W6629813434","https://openalex.org/W6631843194","https://openalex.org/W6674596288","https://openalex.org/W6675485355","https://openalex.org/W6679073214","https://openalex.org/W6684488830"],"related_works":["https://openalex.org/W2153096481","https://openalex.org/W1599154403","https://openalex.org/W2148616436","https://openalex.org/W2102525122","https://openalex.org/W4245282135","https://openalex.org/W4306316843","https://openalex.org/W2130594209","https://openalex.org/W2036953450","https://openalex.org/W4300955944","https://openalex.org/W2170004886"],"abstract_inverted_index":{"Nanoelectronic":[0],"devices":[1],"are":[2],"considered":[3],"to":[4,13,27,43,69,87,102],"be":[5,44],"the":[6,21,55,97,114,117],"fabrics":[7],"of":[8,116,123],"future":[9],"nanocomputing":[10],"systems":[11],"due":[12],"their":[14],"ultra-high":[15,56],"speed":[16],"and":[17,76,108,126],"integration":[18,57],"density.":[19],"However,":[20],"imperfect":[22],"bottom-up":[23],"self-assembly":[24],"fabrication":[25],"leads":[26],"excessive":[28],"defects":[29],"that":[30],"emerge":[31],"as":[32],"a":[33,84,121],"barrier":[34],"for":[35,74],"reliable":[36,75],"computing.":[37,78],"In":[38,79],"addition,":[39],"transient":[40],"errors":[41],"continue":[42],"an":[45],"issue":[46],"in":[47],"nanoscale":[48],"integration.":[49],"The":[50],"massive":[51,72,98],"parallelism":[52,99],"rendered":[53],"by":[54],"density":[58],"opens":[59],"up":[60],"new":[61],"opportunities":[62],"but":[63],"also":[64],"poses":[65],"challenges":[66],"on":[67],"how":[68],"manage":[70],"such":[71],"resources":[73],"high-performance":[77],"this":[80],"paper,":[81],"we":[82],"propose":[83],"nanoarchitecture":[85],"solution":[86],"address":[88],"these":[89],"emerging":[90],"challenges.":[91],"By":[92],"using":[93],"dynamic":[94],"redundancy":[95],"allocation,":[96],"is":[100],"exploited":[101],"jointly":[103],"achieve":[104],"fault":[105,124],"(defect/error)":[106],"tolerance":[107],"high":[109],"performance.":[110],"Simulation":[111],"results":[112],"demonstrate":[113],"effectiveness":[115],"proposed":[118],"technique":[119],"under":[120],"range":[122],"rates":[125],"operating":[127],"conditions.":[128]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}