{"id":"https://openalex.org/W2019618868","doi":"https://doi.org/10.1109/nabic.2009.5393590","title":"The changing trend of user applications and operating system design objectives for parallel computing by reconfigurable FPGAs","display_name":"The changing trend of user applications and operating system design objectives for parallel computing by reconfigurable FPGAs","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2019618868","doi":"https://doi.org/10.1109/nabic.2009.5393590","mag":"2019618868"},"language":"en","primary_location":{"id":"doi:10.1109/nabic.2009.5393590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nabic.2009.5393590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 World Congress on Nature & Biologically Inspired Computing (NaBIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035329602","display_name":"Radha Guha","orcid":"https://orcid.org/0000-0003-4336-2784"},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Radha Guha","raw_affiliation_strings":["CSE Department, Amrita University, Coimbatore, India","CSE Dept. of Amrita University, Coimbatore, India 641105"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSE Department, Amrita University, Coimbatore, India","institution_ids":["https://openalex.org/I81556334"]},{"raw_affiliation_string":"CSE Dept. of Amrita University, Coimbatore, India 641105","institution_ids":["https://openalex.org/I81556334"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035329602"],"corresponding_institution_ids":["https://openalex.org/I81556334"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05636292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"i","issue":null,"first_page":"800","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8209226131439209},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6838719844818115},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6124774217605591},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5596456527709961},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5577888488769531},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.5379136204719543},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48955926299095154},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46031495928764343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4328828752040863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41939598321914673},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29587286710739136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8209226131439209},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6838719844818115},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6124774217605591},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5596456527709961},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5577888488769531},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5379136204719543},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48955926299095154},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46031495928764343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4328828752040863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41939598321914673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29587286710739136},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nabic.2009.5393590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nabic.2009.5393590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 World Congress on Nature & Biologically Inspired Computing (NaBIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W135921072","https://openalex.org/W832780828","https://openalex.org/W1600159860","https://openalex.org/W2127294217","https://openalex.org/W2150713263","https://openalex.org/W2156076806","https://openalex.org/W2161761794","https://openalex.org/W2232953624","https://openalex.org/W2340976067","https://openalex.org/W6605527811","https://openalex.org/W6635756626","https://openalex.org/W6689773633"],"related_works":["https://openalex.org/W2073684863","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W2038220260","https://openalex.org/W1967938402","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2386041993"],"abstract_inverted_index":{"High":[0],"performance":[1],"computing":[2,6,23,49,179],"(HPC)":[3],"by":[4],"parallel":[5,22,47,87,106,115,147,178],"effort":[7],"faces":[8],"several":[9],"challenges.":[10],"The":[11,29,52],"first":[12],"challenge":[13,31,54],"is":[14,32,55,123,165],"the":[15,21,26,33,36,56,84,93,97,105,111,114,118,128,143,150,168,177],"efficient":[16,60,136],"design":[17,57],"and":[18,67,76,83,109,138,157],"management":[19],"of":[20,25,35,58,86,110,113,117,127,134,161],"resources":[24,116],"hardware":[27,70,88,119,130,159],"platform.":[28,120,180],"second":[30],"transformation":[34],"sequential":[37,144],"program":[38,145,148],"meant":[39],"for":[40,64,72,81,141,149],"classic":[41],"Von":[42],"Neumann":[43],"architecture":[44],"to":[45,146],"explicit":[46],"instruction":[48],"(EPIC)":[50],"architecture.":[51],"third":[53],"an":[59,135],"operating":[61],"system":[62],"(OS)":[63],"task":[65],"scheduling":[66],"mapping":[68],"on":[69,167,176],"platform":[71,152],"higher":[73],"resource":[74],"utilization":[75],"load":[77],"balancing.":[78],"Though":[79],"need":[80],"HPC":[82,151,175],"development":[85],"platforms":[89],"are":[90,100],"evolving":[91],"over":[92],"last":[94],"three":[95],"decades,":[96],"application":[98],"developers":[99],"still":[101],"not":[102],"familiar":[103],"with":[104,154],"programming":[107],"styles":[108],"exploration":[112],"This":[121,163],"paper":[122],"a":[124],"comprehensive":[125],"analysis":[126,164],"required":[129,132,139],"platform,":[131],"functionalities":[133],"OS":[137],"mechanisms":[140],"changing":[142],"developed":[153],"multiple":[155,158],"microprocessors":[156],"accelerators":[160],"FPGAs.":[162],"based":[166],"currently":[169],"available":[170],"technologies":[171],"which":[172],"can":[173],"enable":[174]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}