{"id":"https://openalex.org/W4402753651","doi":"https://doi.org/10.1109/mwscas60917.2024.10658943","title":"Hardware Implementation of Memristor-Based in-Memory Computing for Classification Tasks","display_name":"Hardware Implementation of Memristor-Based in-Memory Computing for Classification Tasks","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402753651","doi":"https://doi.org/10.1109/mwscas60917.2024.10658943"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658943","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000751388","display_name":"M. Eslami","orcid":"https://orcid.org/0000-0002-9246-5328"},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohammad Reza Eslami","raw_affiliation_strings":["Florida State University,Debt. of Electrical and Computer Engineering(ECE),Tallahassee,USA"],"affiliations":[{"raw_affiliation_string":"Florida State University,Debt. of Electrical and Computer Engineering(ECE),Tallahassee,USA","institution_ids":["https://openalex.org/I103163165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067576769","display_name":"Soheib Takhtardeshir","orcid":"https://orcid.org/0009-0008-5477-0920"},"institutions":[{"id":"https://openalex.org/I56475706","display_name":"Mid Sweden University","ror":"https://ror.org/019k1pd13","country_code":"SE","type":"education","lineage":["https://openalex.org/I56475706"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Soheib Takhtardeshir","raw_affiliation_strings":["Mid Sweden University,Dept. of Computer and Electrical Engineering (DET),Sundsvall,Sweden"],"affiliations":[{"raw_affiliation_string":"Mid Sweden University,Dept. of Computer and Electrical Engineering (DET),Sundsvall,Sweden","institution_ids":["https://openalex.org/I56475706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033454223","display_name":"Safura Sharifi","orcid":"https://orcid.org/0000-0002-4667-6650"},"institutions":[{"id":"https://openalex.org/I8692664","display_name":"University of Oklahoma","ror":"https://ror.org/02aqsxs83","country_code":"US","type":"education","lineage":["https://openalex.org/I8692664"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarah Sharif","raw_affiliation_strings":["School of Electrical and Computer Engineering(ECE), University of Oklahoma,Norman,USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering(ECE), University of Oklahoma,Norman,USA","institution_ids":["https://openalex.org/I8692664"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068910901","display_name":"Yaser Mike Banad","orcid":"https://orcid.org/0000-0001-7339-810X"},"institutions":[{"id":"https://openalex.org/I8692664","display_name":"University of Oklahoma","ror":"https://ror.org/02aqsxs83","country_code":"US","type":"education","lineage":["https://openalex.org/I8692664"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaser Mike Banad","raw_affiliation_strings":["School of Electrical and Computer Engineering(ECE), University of Oklahoma,Norman,USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering(ECE), University of Oklahoma,Norman,USA","institution_ids":["https://openalex.org/I8692664"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000751388"],"corresponding_institution_ids":["https://openalex.org/I103163165"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13718551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8899707794189453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7800067663192749},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5837118625640869},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43286508321762085},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4269813299179077},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4179854393005371},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.372472882270813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35216373205184937},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2741129696369171},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10112252831459045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0900367796421051}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8899707794189453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7800067663192749},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5837118625640869},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43286508321762085},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4269813299179077},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4179854393005371},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.372472882270813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35216373205184937},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2741129696369171},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10112252831459045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0900367796421051}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658943","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1978193960","https://openalex.org/W1997629593","https://openalex.org/W2062565854","https://openalex.org/W2101875267","https://openalex.org/W2112181056","https://openalex.org/W2162651880","https://openalex.org/W2163054919","https://openalex.org/W2556583623","https://openalex.org/W2623410569","https://openalex.org/W2736591611","https://openalex.org/W2803914619","https://openalex.org/W2998758749","https://openalex.org/W3086309233","https://openalex.org/W3174836003","https://openalex.org/W3177718934","https://openalex.org/W3185246871","https://openalex.org/W3200591480","https://openalex.org/W4205430385","https://openalex.org/W4378069944","https://openalex.org/W4392796029","https://openalex.org/W4396781460"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2304829496","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2463286374","https://openalex.org/W2052332160","https://openalex.org/W2204001882","https://openalex.org/W190448578","https://openalex.org/W4401034269"],"abstract_inverted_index":{"Recent":[0],"advancements":[1],"in":[2,68],"neuromorphic":[3,93],"computing":[4],"hardware":[5],"have":[6],"primarily":[7],"centered":[8],"around":[9],"the":[10,17,25,62,69,129],"development":[11],"of":[12,21,32,64],"integrated":[13],"circuits,":[14],"along":[15],"with":[16],"analysis":[18],"and":[19,40,78,98,105,124,142,144],"simulation":[20],"analog":[22],"circuits":[23,41,135],"using":[24,108],"SPICE":[26,33],"program.":[27],"However,":[28],"a":[29,75,79,83,92],"critical":[30],"shortfall":[31],"is":[34],"its":[35],"incapacity":[36],"to":[37,101,148],"accommodate":[38],"algorithms":[39],"based":[42],"on":[43],"microcontrollers,":[44],"posing":[45],"challenges":[46],"for":[47,52,121,152],"implementing":[48],"on-chip":[49,103],"training":[50,104,122,130,141],"necessary":[51],"in-memory":[53],"computing.":[54],"To":[55],"bridge":[56],"this":[57],"gap,":[58],"our":[59,113],"paper":[60],"explores":[61],"implementation":[63],"SPICE-compatible":[65],"circuit":[66,71],"designs":[67],"Proteus":[70],"simulator.":[72],"We":[73],"integrate":[74],"memristor":[76],"component":[77],"neuron":[80],"model":[81],"featuring":[82],"sigmoid":[84],"activation":[85],"function":[86],"into":[87],"Proteus.":[88],"Subsequently,":[89],"we":[90],"construct":[91],"accelerator":[94],"comprising":[95],"30":[96],"memristors":[97,123,138],"4":[99],"neurons":[100],"demonstrate":[102],"inference":[106],"processes":[107],"an":[109,116,146],"Arduino":[110],"microcontroller.":[111],"Additionally,":[112],"study":[114],"introduces":[115],"optimal":[117],"learning":[118],"algorithm":[119,147],"tailored":[120],"adjusting":[125],"synaptic":[126],"weights":[127],"during":[128],"phase.":[131],"The":[132],"designed":[133],"peripheral":[134],"govern":[136],"all":[137],"throughout":[139],"both":[140],"inferencing":[143],"formulate":[145],"apply":[149],"test":[150],"data":[151],"evaluating":[153],"network":[154],"accuracy.":[155]},"counts_by_year":[],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}