{"id":"https://openalex.org/W4402727109","doi":"https://doi.org/10.1109/mwscas60917.2024.10658921","title":"A Contingent Decision Equalizer Using Analog-in-Time Processing for PAM-4 Wireline Receiver","display_name":"A Contingent Decision Equalizer Using Analog-in-Time Processing for PAM-4 Wireline Receiver","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402727109","doi":"https://doi.org/10.1109/mwscas60917.2024.10658921"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067984438","display_name":"Ahmed Abdelaziz","orcid":"https://orcid.org/0000-0002-0335-5478"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed Abdelaziz","raw_affiliation_strings":["The Ohio State University,Dept. Electrical and Computer Engineering,Columbus,OH,USA,43017"],"affiliations":[{"raw_affiliation_string":"The Ohio State University,Dept. Electrical and Computer Engineering,Columbus,OH,USA,43017","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112974277","display_name":"Kevin Du","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Du","raw_affiliation_strings":["Advanced Micro Devices, Inc,San Jose,CA,USA,95054"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc,San Jose,CA,USA,95054","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020028567","display_name":"Mohamed Abouzeid","orcid":"https://orcid.org/0000-0002-7482-9124"},"institutions":[{"id":"https://openalex.org/I53486688","display_name":"Skyworks Solutions (United States)","ror":"https://ror.org/02jymes45","country_code":"US","type":"company","lineage":["https://openalex.org/I53486688"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed Abouzeid","raw_affiliation_strings":["Skyworks,Cedar Rapids,IA,USA,52411"],"affiliations":[{"raw_affiliation_string":"Skyworks,Cedar Rapids,IA,USA,52411","institution_ids":["https://openalex.org/I53486688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063619997","display_name":"Tawfiq Musah","orcid":"https://orcid.org/0000-0002-6703-9490"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tawfiq Musah","raw_affiliation_strings":["The Ohio State University,Dept. Electrical and Computer Engineering,Columbus,OH,USA,43017"],"affiliations":[{"raw_affiliation_string":"The Ohio State University,Dept. Electrical and Computer Engineering,Columbus,OH,USA,43017","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5067984438"],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":0.8898,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74574462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.9765006899833679},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.8221601247787476},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6499649286270142},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3358260989189148},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23085525631904602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16011306643486023},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07070580124855042}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.9765006899833679},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.8221601247787476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6499649286270142},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3358260989189148},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23085525631904602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16011306643486023},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07070580124855042},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2034357805","https://openalex.org/W2086445325","https://openalex.org/W2114696408","https://openalex.org/W2157264751","https://openalex.org/W2899541480","https://openalex.org/W2941115622","https://openalex.org/W3015371280","https://openalex.org/W3020006362","https://openalex.org/W4210829063"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2368190399","https://openalex.org/W4200241224","https://openalex.org/W2374510365","https://openalex.org/W1964703610","https://openalex.org/W2769133487","https://openalex.org/W3217601129","https://openalex.org/W4402727109","https://openalex.org/W3027084226"],"abstract_inverted_index":{"This":[0,21,60],"paper":[1],"presents":[2],"a":[3,92],"new":[4],"hybrid":[5],"feedforward":[6,35],"equalization":[7],"technique":[8],"that":[9],"moves":[10],"wireline":[11],"receiver":[12,84],"speed":[13],"constraints":[14],"from":[15],"architectural":[16],"limitations":[17],"to":[18,42],"circuit":[19,32],"realization.":[20],"paves":[22],"the":[23,83],"way":[24],"for":[25],"continual":[26],"data":[27,68,93],"rate":[28,69,94],"enhancement":[29],"with":[30,67,75,98,108],"improved":[31],"performance.":[33],"The":[34],"approach":[36],"uses":[37],"multi-stage":[38],"mixed-mode":[39],"signal":[40,56],"processing":[41,57],"perform":[43],"incremental":[44],"equalization.":[45,78],"To":[46],"ensure":[47],"reliable":[48],"performance":[49],"in":[50,86],"advanced":[51],"CMOS":[52,89],"processes,":[53],"time-domain":[54],"analog":[55],"is":[58],"used.":[59],"choice":[61],"also":[62],"enables":[63],"linear":[64],"energy":[65],"scaling":[66,74],"and":[70,104],"allows":[71],"proportional":[72],"power":[73],"degree":[76],"of":[77,82,95,101],"A":[79],"3-tap":[80],"realization":[81],"fabricated":[85],"28":[87],"nm":[88],"process":[90],"achieved":[91],"52":[96],"Gb/s":[97],"an":[99],"efficiency":[100],"1.0":[102],"pJ/b":[103],"BER":[105],"below":[106],"le-4":[107],"moderate":[109],"lSI.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}