{"id":"https://openalex.org/W4402715902","doi":"https://doi.org/10.1109/mwscas60917.2024.10658850","title":"A 10 MHz to 3.2 GHz Differential Current Starved Inverter-Based Self-Biased Adaptive Bandwidth PLL in 65nm CMOS","display_name":"A 10 MHz to 3.2 GHz Differential Current Starved Inverter-Based Self-Biased Adaptive Bandwidth PLL in 65nm CMOS","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402715902","doi":"https://doi.org/10.1109/mwscas60917.2024.10658850"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658850","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014191562","display_name":"Jahyun Koo","orcid":"https://orcid.org/0000-0002-2951-9522"},"institutions":[{"id":"https://openalex.org/I28777354","display_name":"Sejong University","ror":"https://ror.org/00aft1q37","country_code":"KR","type":"education","lineage":["https://openalex.org/I28777354"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jahyun Koo","raw_affiliation_strings":["Semiconductor System Engineering, Sejong University,Seoul,South Korea"],"affiliations":[{"raw_affiliation_string":"Semiconductor System Engineering, Sejong University,Seoul,South Korea","institution_ids":["https://openalex.org/I28777354"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038645932","display_name":"Luke Theogarajan","orcid":"https://orcid.org/0000-0002-0320-5023"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luke Theogarajan","raw_affiliation_strings":["Electrical & Computer Engineering, University of California,Santa Barbara,USA"],"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, University of California,Santa Barbara,USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014191562"],"corresponding_institution_ids":["https://openalex.org/I28777354"],"apc_list":null,"apc_paid":null,"fwci":0.2076,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51814527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1244","last_page":"1247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7839529514312744},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7601377367973328},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6641562581062317},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6074068546295166},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.52509605884552},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46854981780052185},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4351906478404999},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34919804334640503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34815454483032227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24131420254707336},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2352752983570099},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1771446168422699},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1707536280155182}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7839529514312744},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7601377367973328},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6641562581062317},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6074068546295166},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.52509605884552},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46854981780052185},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4351906478404999},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34919804334640503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34815454483032227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24131420254707336},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2352752983570099},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1771446168422699},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1707536280155182}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658850","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1972698597","https://openalex.org/W2022512492","https://openalex.org/W2057579915","https://openalex.org/W2114953806","https://openalex.org/W2291959676","https://openalex.org/W2792720348","https://openalex.org/W2997237388","https://openalex.org/W3003987747","https://openalex.org/W3016021971"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2188779191","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W188830667","https://openalex.org/W1605914315","https://openalex.org/W4360861688","https://openalex.org/W4376457969"],"abstract_inverted_index":{"Adaptive":[0],"bandwidth":[1,54],"PLLs":[2],"offer":[3],"optimized":[4],"noise":[5],"and":[6,36,91],"jitter":[7,46],"performance":[8],"but":[9],"require":[10],"active":[11,22],"feedback":[12],"compensation.":[13],"We":[14],"present":[15],"a":[16,38,51,74],"differential":[17],"inverter-based":[18],"self-biased":[19],"PLL":[20,72],"with":[21,43],"feedforward":[23],"zero":[24],"placement.":[25],"Our":[26],"approach":[27],"is":[28],"simple":[29],"to":[30],"implement":[31],"in":[32,50,67],"scaled":[33],"CMOS":[34],"processes":[35],"achieves":[37],"FoM":[39],"of":[40,47,64,78],"-222":[41],"dB":[42],"an":[44,61],"integrated":[45],"4.1":[48],"ps":[49],"100":[52],"MHz":[53],"while":[55],"consuming":[56],"only":[57],"3.72":[58],"mW":[59],"for":[60],"output":[62],"frequency":[63,76],"1.92":[65],"GHz":[66],"65nm":[68],"LP":[69],"CMOS.":[70],"The":[71],"has":[73],"wide":[75],"range":[77],"10MHz":[79],"-":[80],"3.2":[81],"GHz.":[82],"Furthermore,":[83],"the":[84],"physical":[85],"design":[86],"was":[87],"done":[88],"using":[89],"place":[90],"route":[92],"tools,":[93],"unlike":[94],"classical":[95],"analog":[96],"PLLs.":[97]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}