{"id":"https://openalex.org/W4402703077","doi":"https://doi.org/10.1109/mwscas60917.2024.10658785","title":"Cryogenic Alternative: CMOS Versus Dynamic-Based Logic","display_name":"Cryogenic Alternative: CMOS Versus Dynamic-Based Logic","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402703077","doi":"https://doi.org/10.1109/mwscas60917.2024.10658785"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061190048","display_name":"Ali H. Hassan","orcid":"https://orcid.org/0000-0002-6192-9871"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali H. Hassan","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088500459","display_name":"Chih-Kong Ken Yang","orcid":"https://orcid.org/0000-0002-2993-7724"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chih-Kong Ken Yang","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1007","last_page":"1010"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5733499526977539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5526707768440247},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.5306972861289978},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43006038665771484},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42426547408103943},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2388043999671936},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17928555607795715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17012402415275574},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09967455267906189},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07987534999847412},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06332176923751831}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5733499526977539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5526707768440247},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.5306972861289978},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43006038665771484},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42426547408103943},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2388043999671936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17928555607795715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17012402415275574},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09967455267906189},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07987534999847412},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06332176923751831}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4282623755","display_name":null,"funder_award_id":"W911NF2220019","funder_id":"https://openalex.org/F4320338295","funder_display_name":"Army Research Laboratory"}],"funders":[{"id":"https://openalex.org/F4320338295","display_name":"Army Research Laboratory","ror":"https://ror.org/011hc8f90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1999560041","https://openalex.org/W2016376185","https://openalex.org/W2553734363","https://openalex.org/W3063161198","https://openalex.org/W3090709159","https://openalex.org/W3107649711","https://openalex.org/W3151271224","https://openalex.org/W3167237942","https://openalex.org/W4226340917","https://openalex.org/W4317793302","https://openalex.org/W4388853525"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2142914495","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"Next-generation":[0],"data-center":[1],"computing":[2],"requires":[3],"high-performance":[4],"energy-efficient":[5],"servers.":[6],"One":[7,64],"counterintuitive":[8],"approach":[9],"to":[10,14,24,56,81,86,92,131,136],"reduce":[11],"energy":[12,39],"is":[13,34,41,66,85,124],"lower":[15,42],"the":[16,19,31,37,45,69,78,88],"temperature":[17],"of":[18,27,72,106,119],"processing":[20,32],"elements":[21],"even":[22,43],"down":[23,68],"cryogenic":[25,115],"temperatures":[26,52],"liquid":[28],"nitrogen.":[29],"If":[30],"load":[33],"reduced":[35,89],"dramatically,":[36],"net":[38],"cost":[40],"considering":[44],"corresponding":[46],"cooling":[47],"cost.":[48],"Operating":[49],"at":[50,133],"such":[51],"will":[53],"require":[54],"one":[55],"utilize":[57],"optimized":[58],"devices":[59],"and":[60,91],"new":[61],"circuit":[62],"techniques.":[63],"technique":[65,84],"scaling":[67],"threshold":[70],"voltage":[71,80],"transistors":[73],"which":[74],"in":[75],"turn":[76],"allows":[77],"supply":[79],"scale.":[82],"Another":[83],"leverage":[87],"leakage":[90],"use":[93],"dynamic-based":[94],"logic":[95],"for":[96,114,126],"processing.":[97],"This":[98],"paper":[99],"utilizes":[100],"a":[101,107,120],"low-temperature":[102],"low-threshold":[103],"(LTLVT)":[104],"model":[105],"14-nm":[108],"FinFET":[109],"device":[110],"calibrated":[111],"with":[112],"measurements":[113],"computing.":[116],"A":[117],"demonstration":[118],"16-bit":[121],"NP-CMOS":[122],"adder":[123],"presented":[125],"an":[127],"energy-delay":[128],"optimization":[129],"up":[130],"20X":[132],"77K":[134],"compared":[135],"330K.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}