{"id":"https://openalex.org/W4402727198","doi":"https://doi.org/10.1109/mwscas60917.2024.10658764","title":"Efficient Analog Layout Generation for In-RRAM Computing Circuits via Area and Wire Optimization","display_name":"Efficient Analog Layout Generation for In-RRAM Computing Circuits via Area and Wire Optimization","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402727198","doi":"https://doi.org/10.1109/mwscas60917.2024.10658764"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658764","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100443984","display_name":"Bohan Li","orcid":"https://orcid.org/0009-0007-8210-1903"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bo-Han Li","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089248804","display_name":"Kuan-Chih Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Chih Lin","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106516641","display_name":"Hao Zuo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao Zuo","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062117190","display_name":"Po-Cheng Pan","orcid":"https://orcid.org/0000-0002-8626-1249"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Cheng Pan","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103954715","display_name":"Bo-Cheng Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Cheng Lai","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan,30010","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100443984"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13200037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1085","last_page":"1090"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6861815452575684},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6163654327392578},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5864872336387634},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5264626145362854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48129501938819885},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3873494565486908},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18197107315063477},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09291332960128784}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6861815452575684},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6163654327392578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5864872336387634},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5264626145362854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48129501938819885},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3873494565486908},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18197107315063477},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09291332960128784}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658764","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas60917.2024.10658764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1985820940","https://openalex.org/W1996605065","https://openalex.org/W2113341980","https://openalex.org/W2126996785","https://openalex.org/W2624111906","https://openalex.org/W2887829944","https://openalex.org/W3008589898","https://openalex.org/W3140592728","https://openalex.org/W3183816574","https://openalex.org/W4360930396","https://openalex.org/W4362714748"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W4241196849","https://openalex.org/W2375192119","https://openalex.org/W3211653297","https://openalex.org/W2160426385","https://openalex.org/W2125292608"],"abstract_inverted_index":{"This":[0,99],"study":[1],"introduces":[2],"a":[3,92],"pioneering":[4],"method":[5,62],"for":[6,15],"the":[7,20,36,44,74,80,85,103],"layout":[8,37,75,89],"generation":[9],"of":[10,106],"analog":[11,88],"circuits,":[12],"specifically":[13],"designed":[14],"RRAM":[16,118],"computing":[17,97,107],"circuits":[18],"using":[19],"TSMC":[21],"40nm":[22],"process.":[23],"By":[24],"focusing":[25],"on":[26,117],"area":[27,38],"and":[28,43,53,68],"wire":[29],"optimization,":[30],"we":[31],"have":[32],"managed":[33],"to":[34,41,58,72,83,94,102],"reduce":[35],"by":[39,46],"up":[40],"28.6%":[42],"wirelength":[45],"45.3%,":[47],"all":[48],"while":[49],"maintaining":[50],"power":[51],"consumption":[52],"accuracy":[54],"at":[55],"levels":[56],"comparable":[57],"conventional":[59],"approaches.":[60],"The":[61],"leverages":[63],"strategic":[64],"guard":[65],"ring":[66],"placement":[67],"precise":[69],"transistor":[70],"spacing":[71],"optimize":[73],"efficiently.":[76],"Our":[77],"findings":[78],"highlight":[79],"method's":[81],"capacity":[82],"address":[84],"challenges":[86],"in":[87],"generation,":[90],"offering":[91],"pathway":[93],"enhance":[95],"memory":[96],"systems.":[98],"work":[100],"contributes":[101],"broader":[104],"field":[105],"circuit":[108],"design,":[109],"providing":[110],"insights":[111],"that":[112],"could":[113],"influence":[114],"future":[115],"approaches":[116],"compatible":[119],"physical":[120],"designs.":[121]},"counts_by_year":[],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}