{"id":"https://openalex.org/W4402702956","doi":"https://doi.org/10.1109/mwscas60917.2024.10658759","title":"A Novel Delay-Aware Packing Algorithm for FPGA Architecture Using RFET","display_name":"A Novel Delay-Aware Packing Algorithm for FPGA Architecture Using RFET","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402702956","doi":"https://doi.org/10.1109/mwscas60917.2024.10658759"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103119928","display_name":"Sheng Lu","orcid":"https://orcid.org/0000-0003-4577-9022"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sheng Lu","raw_affiliation_strings":["The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078118944","display_name":"Liuting Shang","orcid":"https://orcid.org/0000-0001-8149-8696"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liuting Shang","raw_affiliation_strings":["The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085598142","display_name":"Sungyong Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sungyong Jung","raw_affiliation_strings":["The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100341419","display_name":"Yichen Zhang","orcid":"https://orcid.org/0000-0002-6925-0775"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yichen Zhang","raw_affiliation_strings":["The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Arlington,Department of Electrical Engineering,Arlington,USA","institution_ids":["https://openalex.org/I189196454"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103119928"],"corresponding_institution_ids":["https://openalex.org/I189196454"],"apc_list":null,"apc_paid":null,"fwci":0.2225,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53013092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7002456188201904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6951147317886353},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5356736779212952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4603775143623352},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4034954607486725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39069899916648865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26745134592056274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7002456188201904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6951147317886353},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5356736779212952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4603775143623352},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4034954607486725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39069899916648865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26745134592056274},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1483713538","https://openalex.org/W1523051745","https://openalex.org/W1528837436","https://openalex.org/W2028407134","https://openalex.org/W2037498929","https://openalex.org/W2083328379","https://openalex.org/W2115207596","https://openalex.org/W2128473621","https://openalex.org/W2166127884","https://openalex.org/W2346205343","https://openalex.org/W2772505288","https://openalex.org/W2789491226","https://openalex.org/W2889418642","https://openalex.org/W3033033241","https://openalex.org/W3104001151","https://openalex.org/W4280515648","https://openalex.org/W4312696780","https://openalex.org/W4323338324"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Reconfigurable":[0],"devices":[1],"are":[2,50],"gaining":[3],"increasing":[4],"attention":[5],"as":[6,56],"a":[7,22,38,43,59,81,106],"viable":[8],"alternative":[9],"and":[10,42,124,132],"supplementary":[11],"solution":[12],"to":[13,37,63,86,104,122,138],"traditional":[14,140],"CMOS":[15,141],"technology.":[16],"In":[17],"this":[18,77,98],"paper,":[19],"we":[20,79,96],"develop":[21],"more":[23],"efficient":[24],"2-input":[25],"look-up":[26],"table":[27],"(LUT)":[28],"based":[29],"on":[30],"the":[31,73,92,118,139],"reconfigurable":[32],"field-effect":[33],"transistors":[34],"(RFETs),":[35],"leading":[36],"smaller":[39,44],"transistor":[40],"usage":[41],"critical":[45],"path":[46],"delay.":[47],"The":[48],"cells":[49],"organized":[51],"into":[52],"regular":[53],"matrices,":[54],"known":[55],"MClusters,":[57],"with":[58,100],"fixed":[60],"interconnection":[61],"pattern":[62],"replace":[64],"LUTs":[65],"in":[66,130],"field-programmable":[67],"gate":[68],"arrays":[69],"(FPGAs).":[70],"To":[71],"improve":[72],"efficiency":[74],"of":[75,112],"utilizing":[76],"structure,":[78],"design":[80],"SAT-based":[82],"delay-aware":[83],"packing":[84],"algorithm":[85,99],"better":[87],"utilize":[88],"logical":[89],"gates":[90],"for":[91],"MCluster":[93],"structure.":[94],"Finally,":[95],"combine":[97],"FPGA":[101],"simulation":[102],"tools":[103],"form":[105],"comprehensive":[107],"benchmarking":[108],"flow.":[109],"A":[110],"series":[111],"benchmark":[113],"tests":[114],"show":[115],"that":[116],"under":[117],"optimal":[119],"design,":[120],"up":[121],"35%":[123],"30%":[125],"reduction":[126],"can":[127],"be":[128],"achieved":[129],"delay":[131],"energy-delay":[133],"product":[134],"(EDP),":[135],"respectively,":[136],"compared":[137],"FPGAs.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}