{"id":"https://openalex.org/W4402727233","doi":"https://doi.org/10.1109/mwscas60917.2024.10658754","title":"Co-design of a TinyLLM using Programmable Logic and Software on an FPGA","display_name":"Co-design of a TinyLLM using Programmable Logic and Software on an FPGA","publication_year":2024,"publication_date":"2024-08-11","ids":{"openalex":"https://openalex.org/W4402727233","doi":"https://doi.org/10.1109/mwscas60917.2024.10658754"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas60917.2024.10658754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026028381","display_name":"Michael M\u00fcller","orcid":"https://orcid.org/0000-0001-7860-163X"},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Muller","raw_affiliation_strings":["Oakland University,Rochester,MI,USA"],"affiliations":[{"raw_affiliation_string":"Oakland University,Rochester,MI,USA","institution_ids":["https://openalex.org/I177721651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045774069","display_name":"Alexander Tyshka","orcid":null},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Tyshka","raw_affiliation_strings":["Oakland University,Rochester,MI,USA"],"affiliations":[{"raw_affiliation_string":"Oakland University,Rochester,MI,USA","institution_ids":["https://openalex.org/I177721651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019119606","display_name":"Max Theisen","orcid":"https://orcid.org/0000-0001-7955-3801"},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Max Theisen","raw_affiliation_strings":["Oakland University,Rochester,MI,USA"],"affiliations":[{"raw_affiliation_string":"Oakland University,Rochester,MI,USA","institution_ids":["https://openalex.org/I177721651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068579855","display_name":"Darrin M. Hanna","orcid":"https://orcid.org/0000-0001-5580-8451"},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darrin Hanna","raw_affiliation_strings":["Oakland University,Rochester,MI,USA"],"affiliations":[{"raw_affiliation_string":"Oakland University,Rochester,MI,USA","institution_ids":["https://openalex.org/I177721651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026028381"],"corresponding_institution_ids":["https://openalex.org/I177721651"],"apc_list":null,"apc_paid":null,"fwci":1.5594,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.84080174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6021000146865845,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6021000146865845,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.715339720249176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6869903206825256},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6819719076156616},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6815862655639648},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6347403526306152},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6337523460388184},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.599414587020874},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5726377964019775},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5231051445007324},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4927075207233429},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4766871929168701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39941465854644775},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3373244106769562},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3302273154258728},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.3033676743507385},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2922229766845703},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.05786240100860596}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.715339720249176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6869903206825256},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6819719076156616},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6815862655639648},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6347403526306152},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6337523460388184},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.599414587020874},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5726377964019775},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5231051445007324},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4927075207233429},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4766871929168701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39941465854644775},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3373244106769562},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3302273154258728},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.3033676743507385},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2922229766845703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.05786240100860596}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas60917.2024.10658754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas60917.2024.10658754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W4376652984","https://openalex.org/W4387609230","https://openalex.org/W4393578447","https://openalex.org/W4393578753","https://openalex.org/W6847478871","https://openalex.org/W6850927664","https://openalex.org/W6853006944"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2014165129","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W2466591189","https://openalex.org/W4389045693","https://openalex.org/W2054740893"],"abstract_inverted_index":{"Large":[0],"language":[1,11],"models":[2],"(LLMs)":[3],"provide":[4],"unique":[5],"scalable":[6],"solutions":[7,41],"to":[8,28,94],"many":[9],"natural":[10],"processing":[12],"tasks":[13],"such":[14],"as":[15],"translation,":[16],"text":[17],"generation,":[18],"and":[19,55,77,85],"content":[20],"summarization.":[21],"However,":[22],"they":[23],"require":[24],"significant":[25],"computing":[26],"power":[27],"achieve":[29],"high":[30],"token":[31],"throughput,":[32],"which":[33],"is":[34],"costly.":[35],"This":[36,89],"work":[37],"explores":[38],"low-cost,":[39],"low-power":[40],"for":[42],"implementing":[43],"LLMs":[44],"in":[45],"embedded":[46],"hardware,":[47],"describing":[48],"the":[49,56,62,92,111],"design":[50],"space":[51],"exploration":[52],"(DSE)":[53],"performed":[54],"resulting":[57],"system":[58],"architecture.":[59],"Based":[60],"on":[61,81,110],"DSE,":[63],"we":[64],"demonstrate":[65],"an":[66,102],"adapted":[67],"implementation":[68,109],"of":[69,119],"a":[70,82,107],"quantized":[71],"LLM":[72],"using":[73],"programmable":[74,78],"logic":[75],"(PL)":[76],"software":[79],"(PS)":[80],"ZYNQ":[83],"FPGA":[84],"ARM":[86],"hybrid":[87],"system.":[88],"TinyLLM":[90],"retains":[91],"ability":[93],"produce":[95],"cohesive":[96],"text,":[97],"generating":[98],"3.78":[99],"tokens/s":[100],"with":[101],"observed":[103],"37x":[104],"speedup":[105],"over":[106],"CPU-based":[108],"same":[112],"hardware":[113],"while":[114],"consuming":[115],"just":[116],"under":[117],"1.5W":[118],"power.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}