{"id":"https://openalex.org/W4391381578","doi":"https://doi.org/10.1109/mwscas57524.2023.10405996","title":"Comparative Study of Low Bit-width DNN Accelerators: Opportunities and Challenges","display_name":"Comparative Study of Low Bit-width DNN Accelerators: Opportunities and Challenges","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391381578","doi":"https://doi.org/10.1109/mwscas57524.2023.10405996"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092581221","display_name":"Deepak Vungarala","orcid":null},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Vungarala","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086263231","display_name":"Mehrdad Morsali","orcid":"https://orcid.org/0000-0003-3394-1598"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehrdad Morsali","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014997518","display_name":"Sepehr Tabrizchi","orcid":"https://orcid.org/0000-0001-5105-3450"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sepehr Tabrizchi","raw_affiliation_strings":["School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077392159","display_name":"Arman Roohi","orcid":"https://orcid.org/0000-0002-0900-8768"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arman Roohi","raw_affiliation_strings":["School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"797","last_page":"800"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7580195665359497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7400892376899719},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6364808678627014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5831393599510193},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5802266001701355},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5179068446159363},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4975607693195343},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46650949120521545},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.45604684948921204},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4556385278701782},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.43468907475471497},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41081100702285767},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39741507172584534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3254694640636444},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27558642625808716},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20974397659301758},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13759344816207886},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12107178568840027}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7580195665359497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7400892376899719},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6364808678627014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5831393599510193},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5802266001701355},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5179068446159363},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4975607693195343},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46650949120521545},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.45604684948921204},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4556385278701782},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.43468907475471497},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41081100702285767},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39741507172584534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3254694640636444},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27558642625808716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20974397659301758},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13759344816207886},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12107178568840027},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W180983570","https://openalex.org/W1902934009","https://openalex.org/W1983394510","https://openalex.org/W2068034551","https://openalex.org/W2289252105","https://openalex.org/W2300242332","https://openalex.org/W2396622873","https://openalex.org/W2431931973","https://openalex.org/W2434348546","https://openalex.org/W2469490737","https://openalex.org/W2593172471","https://openalex.org/W2765234579","https://openalex.org/W2801000640","https://openalex.org/W2809295488","https://openalex.org/W3000301330","https://openalex.org/W3026786299","https://openalex.org/W3033519076","https://openalex.org/W3178941450","https://openalex.org/W3208270918","https://openalex.org/W4226302610","https://openalex.org/W4255133361","https://openalex.org/W4308089475","https://openalex.org/W4312606042","https://openalex.org/W4328030957","https://openalex.org/W6639703010","https://openalex.org/W6677742562"],"related_works":["https://openalex.org/W2005635288","https://openalex.org/W2165367082","https://openalex.org/W4255097844","https://openalex.org/W2567660513","https://openalex.org/W4319952061","https://openalex.org/W4280636456","https://openalex.org/W4388913998","https://openalex.org/W4310584535","https://openalex.org/W4295935044","https://openalex.org/W3159906349"],"abstract_inverted_index":{"Digital":[0],"Processing-in-Memory":[1],"(PIM)":[2],"architectures":[3],"have":[4,39],"recently":[5,85],"unleashed":[6],"significant":[7],"potential":[8],"in":[9],"Deep":[10],"Neural":[11],"Network":[12],"(DNN)":[13],"acceleration":[14],"not":[15],"only":[16],"by":[17,23],"addressing":[18],"memory-wall":[19],"bottlenecks":[20],"but":[21],"also":[22,40],"offering":[24],"impressive":[25],"performance":[26,47],"improvement":[27],"compared":[28],"to":[29,89],"the":[30,94],"von-Neumann":[31],"architecture.":[32],"Different":[33],"flavors":[34],"of":[35,56],"DNN":[36,63],"ASIC":[37],"accelerators":[38,60,82],"been":[41],"developed":[42],"and":[43,48,58,65,72],"fabricated,":[44],"with":[45,83],"remarkable":[46],"efficiency.":[49],"This":[50],"paper":[51],"conducts":[52],"a":[53,91],"comparative":[54],"study":[55],"PIM":[57,87],"Gemmini-generated":[59],"for":[61,93],"low-bit-width":[62],"inference":[64],"underscores":[66],"their":[67],"key":[68],"architectural":[69],"constraints,":[70],"opportunities,":[71],"security":[73],"challenges.":[74],"To":[75],"this":[76],"end,":[77],"we":[78],"compare":[79],"multiple":[80],"low-power":[81],"our":[84],"taped-out":[86],"macro":[88],"provide":[90],"guideline":[92],"community.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}