{"id":"https://openalex.org/W4391382350","doi":"https://doi.org/10.1109/mwscas57524.2023.10405994","title":"Novel Fence Generation Methods for Accelerating Reconfigurable Exact Synthesis","display_name":"Novel Fence Generation Methods for Accelerating Reconfigurable Exact Synthesis","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391382350","doi":"https://doi.org/10.1109/mwscas57524.2023.10405994"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078118944","display_name":"Liuting Shang","orcid":"https://orcid.org/0000-0001-8149-8696"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Liuting Shang","raw_affiliation_strings":["University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","institution_ids":["https://openalex.org/I189196454"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110516350","display_name":"Sheng Lu","orcid":"https://orcid.org/0009-0001-2570-0690"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheng Lu","raw_affiliation_strings":["University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","institution_ids":["https://openalex.org/I189196454"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085598142","display_name":"Sungyong Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sungyong Jung","raw_affiliation_strings":["University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","institution_ids":["https://openalex.org/I189196454"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Arlington,Department of Electrical Engineering,Arlington,TX,USA","institution_ids":["https://openalex.org/I189196454"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA","institution_ids":["https://openalex.org/I189196454"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078118944"],"corresponding_institution_ids":["https://openalex.org/I189196454"],"apc_list":null,"apc_paid":null,"fwci":0.134,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48575669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"506","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.7515178322792053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7364933490753174},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6805776357650757},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.5774513483047485},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5438719987869263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46660229563713074},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4366689622402191},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.43419092893600464},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4256698191165924},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4245685636997223},{"id":"https://openalex.org/keywords/fence","display_name":"Fence (mathematics)","score":0.4223206043243408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3493361175060272},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16522079706192017},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07968983054161072}],"concepts":[{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.7515178322792053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7364933490753174},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6805776357650757},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.5774513483047485},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5438719987869263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46660229563713074},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4366689622402191},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.43419092893600464},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4256698191165924},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4245685636997223},{"id":"https://openalex.org/C2779652578","wikidata":"https://www.wikidata.org/wiki/Q5442977","display_name":"Fence (mathematics)","level":2,"score":0.4223206043243408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3493361175060272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16522079706192017},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07968983054161072},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/13","display_name":"Climate action"}],"awards":[{"id":"https://openalex.org/G2265484125","display_name":null,"funder_award_id":"CCF-2219753","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1526394790","https://openalex.org/W2040623487","https://openalex.org/W2081729575","https://openalex.org/W2098519070","https://openalex.org/W2117379410","https://openalex.org/W2156694126","https://openalex.org/W2396039604","https://openalex.org/W2414897077","https://openalex.org/W2799027281","https://openalex.org/W2906629987","https://openalex.org/W2913953585","https://openalex.org/W2941324576","https://openalex.org/W2998930234","https://openalex.org/W3169378402","https://openalex.org/W4253084021","https://openalex.org/W4255086862","https://openalex.org/W4301409763","https://openalex.org/W4323338324","https://openalex.org/W6656824105","https://openalex.org/W6711722590"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"SAT-based":[0],"exact":[1,40],"synthesis":[2,41],"is":[3],"a":[4,16,72],"powerful":[5],"technique,":[6],"which":[7],"enables":[8],"synthesizing":[9],"reconfigurable":[10,55],"circuit":[11,51],"that":[12],"only":[13],"relies":[14],"on":[15],"gate-level":[17],"operator":[18],"switch.":[19],"However,":[20],"its":[21],"runtime":[22,74],"behavior":[23],"can":[24],"be":[25],"unpredictable":[26],"and":[27,36],"slow.":[28],"In":[29],"this":[30],"paper,":[31],"we":[32],"propose":[33],"fence":[34],"initialization":[35],"update":[37],"methods":[38],"for":[39,53],"to":[42,47,59,78,82],"substantially":[43],"accelerate":[44],"the":[45,49,60,68],"simulation":[46,61],"find":[48],"valid":[50],"topology":[52],"function-switchable":[54],"logic":[56,86],"circuits.":[57],"According":[58],"results":[62],"from":[63],"disjoint-support":[64],"decomposable":[65],"(DSD)":[66],"benchmarks,":[67],"proposed":[69],"algorithms":[70],"obtain":[71],"significant":[73],"reduction":[75,84],"of":[76],"up":[77,81],"95.1%":[79],"with":[80],"31.4%":[83],"in":[85],"depth.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}