{"id":"https://openalex.org/W4391382558","doi":"https://doi.org/10.1109/mwscas57524.2023.10405980","title":"Design and Implementation of Full Adder Circuit Based on VTM-Logic Gates","display_name":"Design and Implementation of Full Adder Circuit Based on VTM-Logic Gates","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391382558","doi":"https://doi.org/10.1109/mwscas57524.2023.10405980"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064059133","display_name":"Farzad Mozafari","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farzad Mozafari","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada","Department of Electrical and Computer Engineering, University of Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116239815","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0009-0006-4046-2121"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada","Department of Electrical and Computer Engineering, University of Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100833525","display_name":"Arash Ahmadi","orcid":"https://orcid.org/0000-0001-5094-5967"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Ahmadi","raw_affiliation_strings":["Carleton University,Department of Electronics,Ottawa,Ontario,Canada","Department of Electronics, Carleton University, Ottawa, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Carleton University,Department of Electronics,Ottawa,Ontario,Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, Ontario, Canada","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064059133"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.7512,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72851397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"393"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14225","display_name":"Advanced Sensor and Control Systems","score":0.4961000084877014,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14225","display_name":"Advanced Sensor and Control Systems","score":0.4961000084877014,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.4293999969959259,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6673060655593872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6135280728340149},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.555365264415741},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5046578645706177},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4716110825538635},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47008728981018066},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44242992997169495},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3803223669528961},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32297271490097046},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.28066813945770264},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.25684458017349243},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2515295445919037},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.196291983127594},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18247315287590027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17738127708435059},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1031273603439331}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6673060655593872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6135280728340149},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.555365264415741},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5046578645706177},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4716110825538635},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47008728981018066},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44242992997169495},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3803223669528961},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32297271490097046},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.28066813945770264},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25684458017349243},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2515295445919037},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.196291983127594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18247315287590027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17738127708435059},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1031273603439331},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1538644307","https://openalex.org/W1964133539","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2026377239","https://openalex.org/W2061071837","https://openalex.org/W2073273918","https://openalex.org/W2081729575","https://openalex.org/W2083537989","https://openalex.org/W2162651880","https://openalex.org/W2195265150","https://openalex.org/W2248506981","https://openalex.org/W2342387592","https://openalex.org/W2516467421","https://openalex.org/W2803392934","https://openalex.org/W2810633868","https://openalex.org/W3200424893","https://openalex.org/W4312468999"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W2356714888","https://openalex.org/W2170504327","https://openalex.org/W1827076955","https://openalex.org/W2136656113","https://openalex.org/W2127151832","https://openalex.org/W2766377030"],"abstract_inverted_index":{"Recently":[0],"memristor-based":[1],"applications":[2],"and":[3,54,86],"circuits":[4],"are":[5,12],"receiving":[6],"an":[7],"increased":[8],"attention.":[9],"Furthermore,":[10],"memristors":[11],"also":[13],"applied":[14],"in":[15,81],"logic":[16,48],"circuit":[17],"design.":[18],"Authors":[19],"have":[20],"previously":[21],"presented":[22],"a":[23,70],"Voltage":[24],"to":[25],"Memristance":[26],"(VTM)":[27],"architecture":[28],"for":[29],"efficient":[30],"implementation":[31,43],"of":[32,44,63,69,77,83],"memristive-based":[33],"digital":[34],"circuits.":[35],"In":[36],"this":[37],"paper,":[38],"using":[39],"VTM":[40],"based":[41],"technique,":[42],"additional":[45],"pure":[46],"memristive":[47],"gates":[49],"such":[50],"as":[51],"Exclusive-OR":[52],"(XOR)":[53],"exclusive-NOR":[55],"(XNOR)":[56],"is":[57,73,89],"presented.":[58,74],"To":[59],"demonstrate":[60],"the":[61,64,67,78],"usefulness":[62],"proposed":[65,79],"technique":[66,80],"design":[68],"full":[71],"adder":[72],"The":[75],"performance":[76],"terms":[82],"power":[84],"consumption":[85],"resource":[87],"requirements":[88],"explained.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}