{"id":"https://openalex.org/W4391381894","doi":"https://doi.org/10.1109/mwscas57524.2023.10405970","title":"Hybrid Shielding: Amplifying the Power of Camouflaging and Logic Encryption","display_name":"Hybrid Shielding: Amplifying the Power of Camouflaging and Logic Encryption","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391381894","doi":"https://doi.org/10.1109/mwscas57524.2023.10405970"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405970","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas57524.2023.10405970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014517431","display_name":"Nikhil Saxena","orcid":"https://orcid.org/0000-0002-6240-4719"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nikhil Saxena","raw_affiliation_strings":["University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,USA","Electrical and Computer Engineering Department, University of Cincinnati, Cincinnati, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Cincinnati, Cincinnati, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,USA","Electrical and Computer Engineering Department, University of Cincinnati, Cincinnati, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Cincinnati, Cincinnati, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014517431"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.3053,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56159975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1103","last_page":"1107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electromagnetic-shielding","display_name":"Electromagnetic shielding","score":0.6519352793693542},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6244907975196838},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.592312216758728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.571847140789032},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5371390581130981},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.535564124584198},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4545407295227051},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4516370892524719},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4309208393096924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.410926878452301},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4032214283943176},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3387659788131714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2797560393810272},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.21762153506278992},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18189483880996704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1523924469947815}],"concepts":[{"id":"https://openalex.org/C2265751","wikidata":"https://www.wikidata.org/wiki/Q332007","display_name":"Electromagnetic shielding","level":2,"score":0.6519352793693542},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6244907975196838},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.592312216758728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.571847140789032},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5371390581130981},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.535564124584198},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4545407295227051},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4516370892524719},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4309208393096924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.410926878452301},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4032214283943176},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3387659788131714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2797560393810272},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.21762153506278992},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18189483880996704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1523924469947815},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405970","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas57524.2023.10405970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1524250393","https://openalex.org/W2052353102","https://openalex.org/W2063615695","https://openalex.org/W2064541558","https://openalex.org/W2067276029","https://openalex.org/W2091255660","https://openalex.org/W2419784917","https://openalex.org/W2426572037","https://openalex.org/W2481878620","https://openalex.org/W2708742051","https://openalex.org/W2766393343","https://openalex.org/W2770781225","https://openalex.org/W2790282160","https://openalex.org/W2798959258","https://openalex.org/W2892708618","https://openalex.org/W2945557633","https://openalex.org/W2972274212","https://openalex.org/W2976174142","https://openalex.org/W3030260461","https://openalex.org/W3040890974","https://openalex.org/W3098909724","https://openalex.org/W3099803115","https://openalex.org/W4211241865","https://openalex.org/W4293406649","https://openalex.org/W4301409763","https://openalex.org/W4312747021","https://openalex.org/W6656824105","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W2766377030","https://openalex.org/W1985308002","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Safeguarding":[0],"integrated":[1],"circuits":[2],"(ICs)":[3],"against":[4],"attacks":[5],"throughout":[6],"the":[7,16,35,57,87],"IC":[8],"supply":[9,58],"chain":[10],"is":[11,41,83],"a":[12,22,30],"crucial":[13],"issue":[14],"in":[15],"semiconductor":[17],"industry.":[18],"To":[19],"enhance":[20],"security,":[21],"new":[23],"method":[24,44],"called":[25],"Hybrid":[26],"Shielding,":[27],"which":[28],"employs":[29],"spin-based":[31],"device":[32],"known":[33],"as":[34,90,92,96],"giant":[36],"spin-Hall":[37],"effect":[38],"(GSHE)":[39],"switch,":[40],"introduced.":[42],"This":[43],"incorporates":[45],"camouflaging":[46],"and":[47,67,73],"logic":[48],"locking":[49],"to":[50,69,86],"protect":[51],"ICs":[52],"at":[53],"all":[54],"stages":[55],"of":[56],"chain.":[59],"The":[60,80],"proposed":[61],"approach":[62],"uses":[63],"two":[64],"metrics,":[65],"stability":[66],"weight,":[68],"identify":[70],"circuit":[71,82],"nodes":[72],"replaces":[74],"selected":[75],"gates":[76],"with":[77,100],"polymorphic":[78],"gates.":[79],"resulting":[81],"highly":[84],"resistant":[85],"SAT":[88],"attack,":[89],"well":[91],"several":[93],"other":[94],"attacks,":[95],"demonstrated":[97],"through":[98],"experimentation":[99],"standard":[101],"benchmark":[102],"circuits.":[103]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}