{"id":"https://openalex.org/W4391381921","doi":"https://doi.org/10.1109/mwscas57524.2023.10405967","title":"PLL-SAR: A New High-Speed Analog to Digital Converter Architecture","display_name":"PLL-SAR: A New High-Speed Analog to Digital Converter Architecture","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391381921","doi":"https://doi.org/10.1109/mwscas57524.2023.10405967"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405967","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas57524.2023.10405967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005506698","display_name":"Vladimir Vesely","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I4210147812","display_name":"InertialWave (United States)","ror":"https://ror.org/05rczqt20","country_code":"US","type":"company","lineage":["https://openalex.org/I4210147812"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vladimir Vesely","raw_affiliation_strings":["Oregon State University,Corvallis,OR,97330","InertialWave Inc., Torrance, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon State University,Corvallis,OR,97330","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"InertialWave Inc., Torrance, CA, USA","institution_ids":["https://openalex.org/I4210147812"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017351381","display_name":"Calvin Yoji Lee","orcid":"https://orcid.org/0000-0003-3929-0079"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I53486688","display_name":"Skyworks Solutions (United States)","ror":"https://ror.org/02jymes45","country_code":"US","type":"company","lineage":["https://openalex.org/I53486688"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Calvin Yoji Lee","raw_affiliation_strings":["Oregon State University,Corvallis,OR,97330","Skyworks Solutions Inc., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon State University,Corvallis,OR,97330","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Skyworks Solutions Inc., Hillsboro, OR","institution_ids":["https://openalex.org/I53486688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052751344","display_name":"Tejasvi Anand","orcid":"https://orcid.org/0000-0002-1737-7950"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejasvi Anand","raw_affiliation_strings":["Oregon State University,Department of Electrical Engineering and Computer Science,Corvallis,OR,USA,97330"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon State University,Department of Electrical Engineering and Computer Science,Corvallis,OR,USA,97330","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Oregon State University,Department of Electrical Engineering and Computer Science,Corvallis,OR,USA,97330"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon State University,Department of Electrical Engineering and Computer Science,Corvallis,OR,USA,97330","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1017,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43151148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8145601153373718},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7229933142662048},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.708524227142334},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6801556348800659},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6055632829666138},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6049731373786926},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5680992603302002},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5330155491828918},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5133554339408875},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.491823673248291},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.44678792357444763},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4169584810733795},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24784961342811584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.228064626455307},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2002732753753662},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19550421833992004},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.154079407453537},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.14256125688552856},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13754376769065857}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8145601153373718},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7229933142662048},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.708524227142334},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6801556348800659},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6055632829666138},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6049731373786926},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5680992603302002},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5330155491828918},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5133554339408875},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.491823673248291},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.44678792357444763},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4169584810733795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24784961342811584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.228064626455307},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2002732753753662},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19550421833992004},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.154079407453537},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.14256125688552856},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13754376769065857},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405967","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mwscas57524.2023.10405967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494153839","https://openalex.org/W2034484545","https://openalex.org/W2082096757","https://openalex.org/W2518173922","https://openalex.org/W2996711802","https://openalex.org/W2996809643","https://openalex.org/W4239733953"],"related_works":["https://openalex.org/W2769291063","https://openalex.org/W1486070987","https://openalex.org/W2074798336","https://openalex.org/W1600405202","https://openalex.org/W2558244976","https://openalex.org/W3011430882","https://openalex.org/W3205871466","https://openalex.org/W1961632392","https://openalex.org/W1976775861","https://openalex.org/W1860728157"],"abstract_inverted_index":{"A":[0,26],"novel,":[1],"high":[2,38],"bandwidth":[3,60],"Phase-Locked-Loop":[4],"Successive":[5],"Approximation":[6],"Register":[7],"(PLL-SAR)":[8],"ADC":[9,52],"topology":[10],"is":[11,24,32],"proposed.":[12],"To":[13],"ensure":[14],"fast":[15],"loop":[16],"settling":[17,23],"without":[18,40],"power":[19,65],"hungry":[20],"TDCs,":[21],"non-linear":[22],"exploited.":[25],"major":[27],"advantage":[28],"of":[29,48,61,70],"the":[30,41,49],"PLL-SAR":[31,51],"its":[33],"ability":[34],"to":[35],"achieve":[36],"relatively":[37],"resolution":[39],"need":[42],"for":[43,67],"VCO":[44],"linearity":[45,69],"calibration.":[46],"Simulations":[47],"proposed":[50],"in":[53],"a":[54,59,68],"22nm":[55],"FinFET":[56],"process":[57],"showed":[58],"13MHz":[62],"with":[63],"1.41mW":[64],"consumption":[66],"8":[71],"bits.":[72]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}