{"id":"https://openalex.org/W4391410252","doi":"https://doi.org/10.1109/mwscas57524.2023.10405898","title":"A 28GHz Low Jitter, Low Power Fully Differential Self-Biased Clock Buffer with Embedded Low Pass Filter Utilizing Enable Switch in 16nm FinFET","display_name":"A 28GHz Low Jitter, Low Power Fully Differential Self-Biased Clock Buffer with Embedded Low Pass Filter Utilizing Enable Switch in 16nm FinFET","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391410252","doi":"https://doi.org/10.1109/mwscas57524.2023.10405898"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102372674","display_name":"Shun Nagata","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shun Nagata","raw_affiliation_strings":["Sony Semiconductor Solutions Corporation,Atsugi,Japan","Sony Semiconductor Solutions Corporation, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions Corporation,Atsugi,Japan","institution_ids":[]},{"raw_affiliation_string":"Sony Semiconductor Solutions Corporation, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013611541","display_name":"Ewout Martens","orcid":"https://orcid.org/0000-0001-5485-1837"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ewout Martens","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058270055","display_name":"Adam Cooman","orcid":"https://orcid.org/0000-0002-5206-1062"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Adam Cooman","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042750271","display_name":"Jan Craninckx","orcid":"https://orcid.org/0000-0002-3980-0203"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jan Craninckx","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102372674"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18958143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"895","last_page":"899"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8638110160827637},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6626446843147278},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.5630860924720764},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5509369969367981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.542479395866394},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5237569808959961},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5048323273658752},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4281327724456787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4229498505592346},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4157288372516632},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41141682863235474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33452939987182617},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.31408652663230896},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20999222993850708},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19740062952041626},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17950329184532166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1481601893901825},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10783916711807251},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09719353914260864}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8638110160827637},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6626446843147278},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.5630860924720764},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5509369969367981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.542479395866394},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5237569808959961},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5048323273658752},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4281327724456787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4229498505592346},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4157288372516632},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41141682863235474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33452939987182617},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.31408652663230896},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20999222993850708},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19740062952041626},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17950329184532166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1481601893901825},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10783916711807251},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09719353914260864},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1543743399","https://openalex.org/W1992294112","https://openalex.org/W2007169318","https://openalex.org/W2129393153","https://openalex.org/W2546613821","https://openalex.org/W3088502779","https://openalex.org/W3197051289"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W2052455055","https://openalex.org/W2090237663","https://openalex.org/W2161776375","https://openalex.org/W2107880456","https://openalex.org/W2102664158"],"abstract_inverted_index":{"This":[0,21],"paper":[1],"presents":[2],"a":[3,68,79,85],"28GHz":[4,103],"fully":[5],"differential":[6],"self-biased":[7],"clock":[8],"buffer":[9],"with":[10,88],"an":[11,89],"embedded":[12],"low":[13],"pass":[14],"filter":[15],"(LPF)":[16],"on":[17],"the":[18,24,27,30,40,53,64,75,99,111,119],"self-bias":[19],"gates.":[20],"LPF":[22,54],"shields":[23],"gates":[25],"from":[26],"output":[28,31],"making":[29],"rising":[32],"and":[33],"falling":[34],"edge":[35],"transitions":[36],"steeper":[37],"while":[38,66,114],"reducing":[39],"power":[41,62],"consumption.":[42],"By":[43],"utilizing":[44],"several":[45],"small":[46,56],"enable":[47],"switches":[48],"as":[49],"resistors":[50],"to":[51,61,110],"configure":[52],"for":[55],"area,":[57],"it":[58],"conveniently":[59],"allows":[60],"down":[63],"circuit":[65],"preventing":[67],"shift":[69],"in":[70,84,118],"common-mode":[71],"voltage":[72,76],"caused":[73],"by":[74],"drop":[77],"of":[78,93],"conventional":[80],"power-gating":[81],"switch.":[82],"Fabricated":[83],"16-nm":[86],"process":[87],"active":[90],"area":[91],"occupation":[92],"105\u03bcm":[94],"<sup":[95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[97],",":[98],"proposed":[100],"design":[101],"at":[102],"operation":[104],"achieves":[105],"19.44fsec":[106],"rms":[107],"jitter":[108],"according":[109],"simulation":[112],"result":[113],"consuming":[115],"only":[116],"5.13mW":[117],"measurement.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}