{"id":"https://openalex.org/W4391382541","doi":"https://doi.org/10.1109/mwscas57524.2023.10405873","title":"Mismatch Driven Systematic Design Methodology for Transistor Based Active Resistors","display_name":"Mismatch Driven Systematic Design Methodology for Transistor Based Active Resistors","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391382541","doi":"https://doi.org/10.1109/mwscas57524.2023.10405873"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas57524.2023.10405873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058086559","display_name":"Andreas Tsiougkos","orcid":"https://orcid.org/0000-0003-0791-4449"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Andreas Tsiougkos","raw_affiliation_strings":["Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Dept. of Electrical & Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058086559"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":0.6694,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70067669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"619","last_page":"623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9733999967575073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9733999967575073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.7998493909835815},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5688095092773438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5655122399330139},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4118626117706299},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30302396416664124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1941342055797577},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08523812890052795}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.7998493909835815},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5688095092773438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5655122399330139},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4118626117706299},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30302396416664124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1941342055797577},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08523812890052795}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas57524.2023.10405873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10405873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2562641849","display_name":null,"funder_award_id":"MORCIC-T2E\u0394K-00609","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1984573608","https://openalex.org/W2009198875","https://openalex.org/W2036991999","https://openalex.org/W2043662364","https://openalex.org/W2096710250","https://openalex.org/W2117381950","https://openalex.org/W2121364635","https://openalex.org/W2140823559","https://openalex.org/W2151002044","https://openalex.org/W2171751422","https://openalex.org/W2509932615","https://openalex.org/W2514888137","https://openalex.org/W2535260522","https://openalex.org/W2584554601","https://openalex.org/W2753758886","https://openalex.org/W2760385920","https://openalex.org/W2905238387","https://openalex.org/W2942745398","https://openalex.org/W3015928503","https://openalex.org/W3127948392","https://openalex.org/W3200070222","https://openalex.org/W4210947991","https://openalex.org/W4221049539","https://openalex.org/W4229725180","https://openalex.org/W6684846250"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W1992708211","https://openalex.org/W2380067098","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2106247205","https://openalex.org/W3119249758","https://openalex.org/W1677674380"],"abstract_inverted_index":{"A":[0],"step-by-step":[1],"methodology":[2,39],"to":[3,34,150,167],"design":[4],"transistor":[5],"based":[6],"active":[7,30,127,146,204],"resistor":[8,31,124,128,140,147,190,205],"considering":[9],"the":[10,13,29,36,74,81,84,87,105,136,143,152,158,168,173,178,182,199,202,207],"variance":[11,85],"of":[12,28,59,73,86,93,109,181,191,201],"desired":[14],"resistance":[15,154,210],"is":[16,77,118,148,194],"proposed":[17,75],"in":[18,45,135,142,162],"this":[19],"work.":[20],"Two":[21],"cases":[22,46],"with":[23],"static":[24],"and":[25,51,90,104,125,138,177,211],"dynamic":[26],"biasing":[27],"are":[32],"examined":[33],"validate":[35],"methodology.":[37],"The":[38,71,116,145,184],"yields":[40],"smaller":[41],"area,":[42],"exhibits":[43,212],"linearity":[44],"where":[47,120],"passive":[48,123,169,189],"resistors":[49],"fail":[50],"enables":[52],"calibration":[53],"against":[54],"process,":[55],"voltage,":[56],"temperature":[57],"variations":[58],"integrated":[60],"circuits,":[61],"which":[62],"becomes":[63],"increasingly":[64],"important":[65],"for":[66,132,187,206,221],"advanced":[67],"technology":[68,226],"process":[69],"nodes.":[70],"superiority":[72],"method":[76],"demonstrated":[78,217],"by":[79,171,218],"evaluating":[80],"area":[82,185,200],"overhead,":[83],"phase":[88],"margin,":[89],"gain":[91],"bandwidth":[92],"a":[94,99,110,121,139,188],"two-stage":[95],"operational":[96],"amplifier":[97],"within":[98],"low":[100,111],"voltage":[101,113,180],"bandgap":[102],"reference":[103],"linear":[106],"tunable":[107],"output":[108],"dropout":[112],"regulator":[114],"(LDO).":[115],"comparison":[117],"performed":[119],"conventional":[122],"an":[126,222],"is,":[129],"respectively,":[130],"used":[131],"RC":[133],"compensation":[134],"opamp":[137],"bank":[141],"LDO.":[144],"designed":[149],"exhibit":[151],"same":[153,159,208],"as":[155,157,216],"well":[156],"standard":[160,214],"deviation":[161,215],"Monte":[163],"Carlo":[164],"simulations":[165],"compared":[166],"resistor,":[170],"selecting":[172],"size":[174],"(W,":[175],"L)":[176],"bias":[179],"transistor.":[183],"required":[186],"50":[192],"K\u03a9":[193],"more":[195],"than":[196],"18":[197],"x":[198],"respective":[203],"nominal":[209],"improved":[213],"simulation":[219],"results":[220],"industrial":[223],"65":[224],"nm":[225],"process.":[227]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}