{"id":"https://openalex.org/W4292873699","doi":"https://doi.org/10.1109/mwscas54063.2022.9859425","title":"Automated Design of Sigma-Delta Converters: From Know-How to AI-assisted Optimization","display_name":"Automated Design of Sigma-Delta Converters: From Know-How to AI-assisted Optimization","publication_year":2022,"publication_date":"2022-08-07","ids":{"openalex":"https://openalex.org/W4292873699","doi":"https://doi.org/10.1109/mwscas54063.2022.9859425"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas54063.2022.9859425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas54063.2022.9859425","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042960119","display_name":"Jos\u00e9 M. de la Rosa","orcid":"https://orcid.org/0000-0003-2848-9226"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jose M. De La Rosa","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),C/Am&#x00E9;rico Vespucio 28,Sevilla,SPAIN,41092"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),C/Am&#x00E9;rico Vespucio 28,Sevilla,SPAIN,41092","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5042960119"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":1.603,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82996379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7070014476776123},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6027043461799622},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5921844244003296},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5809943675994873},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5672866106033325},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5358895659446716},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5116853713989258},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.46193352341651917},{"id":"https://openalex.org/keywords/generality","display_name":"Generality","score":0.4618896543979645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37324023246765137},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.34135347604751587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20967552065849304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1716490089893341},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11176413297653198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7070014476776123},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6027043461799622},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5921844244003296},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5809943675994873},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5672866106033325},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5358895659446716},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5116853713989258},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.46193352341651917},{"id":"https://openalex.org/C2780767217","wikidata":"https://www.wikidata.org/wiki/Q5532421","display_name":"Generality","level":2,"score":0.4618896543979645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37324023246765137},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.34135347604751587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20967552065849304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1716490089893341},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11176413297653198},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas54063.2022.9859425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas54063.2022.9859425","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326754","display_name":"Junta de Andaluc\u00eda","ror":"https://ror.org/01jem9c82"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1481620478","https://openalex.org/W1983722771","https://openalex.org/W2039165693","https://openalex.org/W2068980367","https://openalex.org/W2121130638","https://openalex.org/W2138085499","https://openalex.org/W2604069737","https://openalex.org/W2799757431","https://openalex.org/W2886810525","https://openalex.org/W2998324702","https://openalex.org/W3045853766","https://openalex.org/W3107965887","https://openalex.org/W3139016650","https://openalex.org/W3160469020","https://openalex.org/W3162281459","https://openalex.org/W4238083348","https://openalex.org/W4301627548","https://openalex.org/W6795386857"],"related_works":["https://openalex.org/W1984248482","https://openalex.org/W4281642025","https://openalex.org/W2114226318","https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470"],"abstract_inverted_index":{"The":[0],"design":[1,56,75,116],"of":[2,18,24,72,78,85,94,100,157],"analog":[3,41],"and":[4,43,49,76,115,138],"mixed-signal":[5],"circuits":[6],"is":[7,122],"based":[8,145],"on":[9,124,146],"the":[10,25,73,86,112,128,155],"well-known":[11],"top-down/bottom-up":[12],"methodology,":[13],"which":[14,82],"involves":[15],"a":[16,91],"number":[17,93],"tasks":[19],"at":[20],"different":[21],"abstraction":[22],"levels":[23],"system":[26],"hierarchy:":[27],"from":[28,53,131],"specifications":[29],"to":[30,39,110,126,153],"circuit":[31],"implementation.":[32],"Although":[33],"there":[34],"have":[35],"been":[36],"many":[37],"efforts":[38],"optimize":[40],"synthesis":[42],"verification":[44],"procedures,":[45],"existing":[46],"CAD":[47],"methods":[48,137],"tools":[50],"are":[51,83,105],"far":[52],"an":[54,70],"automated":[55,74],"flow,":[57],"as":[58,107,140,142],"that":[59],"commonly":[60],"used":[61],"in":[62,90,151],"digital":[63],"circuits.In":[64],"this":[65,67],"scenario,":[66],"talk":[68],"presents":[69],"overview":[71],"optimization":[77,133],"Analog-to-Digital":[79],"Converters":[80],"(ADCs),":[81],"one":[84],"key":[87],"building":[88],"blocks":[89],"vast":[92],"digital-driven":[95],"electronic":[96],"systems.":[97],"Without":[98],"loss":[99],"generality,":[101],"Sigma-Delta":[102],"Modulators":[103],"($\\Sigma\\Delta$Ms)":[104],"taken":[106],"case":[108],"study":[109],"illustrate":[111],"analysis,":[113],"modeling":[114],"techniques":[117],"under":[118],"discussion.":[119],"Special":[120],"emphasis":[121],"put":[123],"how":[125],"combine":[127],"knowledge":[129],"derived":[130],"state-of-the-art":[132],"algorithms,":[134,150],"with":[135],"heuristic":[136],"know-how,":[139],"well":[141],"recent":[143],"approaches":[144],"Artificial":[147],"Intelligence":[148],"(AI)":[149],"order":[152],"maximize":[154],"performance":[156],"$\\Sigma\\Delta$M":[158],"ADCs":[159],"while":[160],"keeping":[161],"computational":[162],"efficiency":[163],"high":[164],"<sup":[165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[167],".":[168]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}