{"id":"https://openalex.org/W4292862440","doi":"https://doi.org/10.1109/mwscas54063.2022.9859292","title":"A High-Efficiency FPGA-based BLAKE-256 Accelerator for Securing Blockchain Networks","display_name":"A High-Efficiency FPGA-based BLAKE-256 Accelerator for Securing Blockchain Networks","publication_year":2022,"publication_date":"2022-08-07","ids":{"openalex":"https://openalex.org/W4292862440","doi":"https://doi.org/10.1109/mwscas54063.2022.9859292"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas54063.2022.9859292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas54063.2022.9859292","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042986301","display_name":"Pham Hoai Luana","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Pham Hoai Luana","raw_affiliation_strings":["Nara Institute of Science and Technology,Nara,Japan","Nara Institute of Science and Technology, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology,Nara,Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005005544","display_name":"Thi Hong Trana","orcid":null},"institutions":[{"id":"https://openalex.org/I317356780","display_name":"Osaka City University","ror":"https://ror.org/02skfsw40","country_code":"JP","type":"education","lineage":["https://openalex.org/I317356780"]},{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Thi Hong Trana","raw_affiliation_strings":["Nara Institute of Science and Technology,Nara,Japan","Osaka City University, Osaka, Japan","Nara Institute of Science and Technology, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology,Nara,Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Osaka City University, Osaka, Japan","institution_ids":["https://openalex.org/I317356780"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053160026","display_name":"Vu Trung Duong Lea","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Vu Trung Duong Lea","raw_affiliation_strings":["Nara Institute of Science and Technology,Nara,Japan","Nara Institute of Science and Technology, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology,Nara,Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090369009","display_name":"Yasuhiko Nakashimaa","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Nakashimaa","raw_affiliation_strings":["Nara Institute of Science and Technology,Nara,Japan","Nara Institute of Science and Technology, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology,Nara,Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7922731637954712},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7647228240966797},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6784486770629883},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.6166601181030273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5472060441970825},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5180447101593018},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4718848466873169},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.45365089178085327},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44840502738952637},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34899628162384033},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11424708366394043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922731637954712},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7647228240966797},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6784486770629883},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.6166601181030273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5472060441970825},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5180447101593018},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4718848466873169},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.45365089178085327},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44840502738952637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34899628162384033},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11424708366394043},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas54063.2022.9859292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas54063.2022.9859292","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6731577112","display_name":"Revolution of Programmability in Non-von Neumann Platforms by Employing Tandem CGRA + Stochastic Computing","funder_award_id":"22H00515","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320334789","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1545705789","https://openalex.org/W2017456291","https://openalex.org/W2027467955","https://openalex.org/W2040347758","https://openalex.org/W2058055869","https://openalex.org/W2182289110","https://openalex.org/W3116107871","https://openalex.org/W3155907124","https://openalex.org/W3207920365","https://openalex.org/W6685602821"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2537803004","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"Developing":[0],"hardware-efficient":[1],"and":[2,30,41,55,111,116,129,179],"high-speed":[3],"BLAKE256":[4,13,49],"hardware":[5,42,56],"has":[6,71,175],"recently":[7],"been":[8],"a":[9,77,96,144],"research":[10],"trend":[11],"because":[12],"is":[14,82,101,161],"today":[15],"an":[16],"important":[17],"hash":[18,87],"function":[19],"for":[20,58],"maintaining":[21],"the":[22,48,60,67,93,105,122,127,130,135,152,155],"security":[23],"of":[24,157],"blockchain":[25,61],"networks,":[26],"such":[27],"as":[28],"Decred":[29],"HyperCash.":[31],"However,":[32],"existing":[33],"BLA":[34],"KE-256":[35],"circuits":[36],"still":[37],"have":[38],"low":[39],"performance":[40,54],"efficiency.":[43],"Therefore,":[44],"this":[45],"paper":[46],"proposes":[47],"accelerator":[50,70,174],"to":[51,84,103,120],"achieve":[52,64],"high":[53],"efficiency":[57,181],"securing":[59],"networks.":[62],"To":[63],"those":[65],"goals,":[66],"proposed":[68,83,102,158,173],"BLAKE-256":[69,184],"three":[72],"novel":[73],"optimization":[74,159],"techniques.":[75],"First,":[76],"fully":[78],"unrolled":[79],"datapath":[80],"architecture":[81],"generate":[85],"one":[86],"per":[88],"clock":[89],"cycle,":[90],"thus":[91],"improwing":[92],"performance.":[94],"Second,":[95],"pipelined":[97],"arithmetic-logic":[98],"unit":[99],"(ALL)":[100],"shorten":[104],"critical":[106],"path.":[107],"Third,":[108],"nonce":[109],"generating":[110],"checking":[112],"block":[113],"mechanisms":[114],"(NGB":[115],"NCB)":[117],"are":[118],"developed":[119],"reduce":[121],"data":[123],"transfer":[124],"time":[125],"between":[126],"CPU":[128],"accelerator,":[131],"which":[132],"can":[133],"improve":[134],"total":[136],"processing":[137],"rate":[138],"Based":[139],"on":[140,143,167],"our":[141,172],"experiments":[142],"Xilinx":[145],"Zynq":[146],"UltraScale+":[147],"MPSoC":[148],"ZCU102":[149],"FPGA":[150],"at":[151],"system-onchip":[153],"level,":[154],"impact":[156],"techniques":[160],"clearly":[162],"proven.":[163],"Moreover,":[164],"experimental":[165],"results":[166],"several":[168],"FPGAs":[169],"show":[170],"that":[171],"significantly":[176],"better":[177],"throughput":[178],"area":[180],"than":[182],"previous":[183],"architectures.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}