{"id":"https://openalex.org/W4416726011","doi":"https://doi.org/10.1109/mwscas53549.2025.11244447","title":"A Design Generator of Parameterizable and Runtime Reconfigurable OFDM Processors","display_name":"A Design Generator of Parameterizable and Runtime Reconfigurable OFDM Processors","publication_year":2025,"publication_date":"2025-08-10","ids":{"openalex":"https://openalex.org/W4416726011","doi":"https://doi.org/10.1109/mwscas53549.2025.11244447"},"language":null,"primary_location":{"id":"doi:10.1109/mwscas53549.2025.11244447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas53549.2025.11244447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101954794","display_name":"Shuai Zhou","orcid":"https://orcid.org/0009-0007-1531-3447"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Zhou","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008057463","display_name":"Guantao Wang","orcid":"https://orcid.org/0000-0003-4431-6800"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guantao Wang","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102528692","display_name":"Gyojung Gu","orcid":"https://orcid.org/0009-0000-3348-2104"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gangwei Gu","raw_affiliation_strings":["Hangzhou Vango Technologies, Inc.,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hangzhou Vango Technologies, Inc.,Hangzhou,China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103358811","display_name":"Nianxiong Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nianxiong Tan","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4704,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.92675352,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"966","last_page":"970"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.4722000062465668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.4722000062465668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.1868000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.12439999729394913,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.659600019454956},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6165000200271606},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5062000155448914},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.45329999923706055},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4318000078201294},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42969998717308044},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.40400001406669617},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4034000039100647},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.3456000089645386}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.724399983882904},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.659600019454956},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6165000200271606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5806000232696533},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5062000155448914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45890000462532043},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.45329999923706055},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4318000078201294},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42969998717308044},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.40400001406669617},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4034000039100647},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.3456000089645386},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.34549999237060547},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.34459999203681946},{"id":"https://openalex.org/C2779041774","wikidata":"https://www.wikidata.org/wiki/Q650550","display_name":"Loader","level":2,"score":0.3337000012397766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3330000042915344},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.31040000915527344},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.2919999957084656},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2863999903202057},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.27799999713897705},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26919999718666077},{"id":"https://openalex.org/C184026988","wikidata":"https://www.wikidata.org/wiki/Q174320","display_name":"Oscilloscope","level":3,"score":0.26510000228881836},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2565000057220459},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2540999948978424},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.2524999976158142}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas53549.2025.11244447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas53549.2025.11244447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5784389425","display_name":null,"funder_award_id":"U23A20350","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1999184694","https://openalex.org/W2058715873","https://openalex.org/W2592453562","https://openalex.org/W2751306885","https://openalex.org/W2757723874","https://openalex.org/W2963845287","https://openalex.org/W3140295380","https://openalex.org/W4225680886","https://openalex.org/W4254698340","https://openalex.org/W4312709088"],"related_works":[],"abstract_inverted_index":{"Orthogonal":[0],"Frequency":[1],"Division":[2],"Multiplexing":[3],"(OFDM)":[4],"is":[5,41,56,121],"a":[6,28,60],"widely":[7],"used":[8],"modulation":[9,81],"technique":[10],"in":[11],"communication":[12,182],"systems,":[13],"known":[14],"for":[15,101],"its":[16],"robustness":[17],"against":[18],"channel":[19],"impairments":[20],"and":[21,37,82,90,158],"high":[22],"spectral":[23],"efficiency.":[24],"In":[25],"this":[26],"paper,":[27],"novel":[29],"OFDM":[30,125,136,155],"processor":[31,64,126,156],"generator":[32,55,157,166],"consisting":[33],"of":[34,58,63,96,147],"sample,":[35],"symbol,":[36],"block":[38],"processing":[39,137],"functions,":[40],"presented":[42,165],"using":[43],"the":[44,97,119,123,131,143,148,154,164,171],"agile":[45],"design":[46,52,172],"methodology":[47],"based":[48],"on":[49],"Chisel":[50],"hardware":[51,120,144],"language.":[53],"The":[54],"capable":[57],"producing":[59],"wide":[61],"range":[62],"instances":[65,178],"from":[66,105],"high-performance":[67],"to":[68,113,133,180],"low-cost":[69],"configurations,":[70],"supporting":[71],"various":[72],"parameter":[73,109],"settings,":[74],"such":[75],"as":[76],"error-correction":[77],"coding/decoding,":[78],"FFT":[79],"size,":[80],"interleaving":[83],"schemes,":[84],"sample":[85],"rate,":[86],"word":[87],"length":[88],"format,":[89],"so":[91],"on.":[92],"By":[93],"comparative":[94],"analysis":[95],"power-performance-area":[98],"(PPA)":[99],"metrics":[100],"each":[102],"instance":[103],"generated":[104,124],"varying":[106],"parameters,":[107],"near-optimal":[108],"configurations":[110],"are":[111],"identified":[112],"meet":[114],"different":[115],"application":[116],"requirements.":[117],"Once":[118],"configured,":[122],"can":[127,167],"be":[128],"reconfigured":[129],"at":[130],"runtime":[132],"support":[134],"any":[135],"with":[138],"less":[139],"stringent":[140],"requirements":[141],"than":[142],"configuration.":[145],"Simulations":[146],"synthesizable":[149],"Verilog":[150],"code":[151],"emitted":[152],"by":[153],"FPGA":[159],"implementations":[160],"have":[161],"demonstrated":[162],"that":[163],"not":[168],"only":[169],"accelerate":[170],"process":[173],"but":[174],"also":[175],"produce":[176],"competitive":[177],"tailored":[179],"diverse":[181],"system":[183],"needs.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-11-25T00:00:00"}