{"id":"https://openalex.org/W4416726196","doi":"https://doi.org/10.1109/mwscas53549.2025.11244410","title":"Design and Optimization of On-Chip Interconnects for Cryogenic Operation","display_name":"Design and Optimization of On-Chip Interconnects for Cryogenic Operation","publication_year":2025,"publication_date":"2025-08-10","ids":{"openalex":"https://openalex.org/W4416726196","doi":"https://doi.org/10.1109/mwscas53549.2025.11244410"},"language":null,"primary_location":{"id":"doi:10.1109/mwscas53549.2025.11244410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas53549.2025.11244410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061190048","display_name":"Ali H. Hassan","orcid":"https://orcid.org/0000-0002-6192-9871"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali H. Hassan","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nathan Lang","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathan Lang","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088500459","display_name":"Chih-Kong Ken Yang","orcid":"https://orcid.org/0000-0002-2993-7724"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chih-Kong Ken Yang","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.43703045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1036","last_page":"1039"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.43369999527931213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.43369999527931213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.17499999701976776,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.06440000236034393,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5809000134468079},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5375000238418579},{"id":"https://openalex.org/keywords/refining","display_name":"Refining (metallurgy)","score":0.4147000014781952},{"id":"https://openalex.org/keywords/cryogenic-temperature","display_name":"Cryogenic temperature","score":0.412200003862381},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3659000098705292},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.33889999985694885},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.3028999865055084}],"concepts":[{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5809000134468079},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5375000238418579},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43389999866485596},{"id":"https://openalex.org/C60044698","wikidata":"https://www.wikidata.org/wiki/Q1283324","display_name":"Refining (metallurgy)","level":2,"score":0.4147000014781952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41280001401901245},{"id":"https://openalex.org/C2985130431","wikidata":"https://www.wikidata.org/wiki/Q192116","display_name":"Cryogenic temperature","level":2,"score":0.412200003862381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3718999922275543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3659000098705292},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3659000098705292},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.33889999985694885},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33880001306533813},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3028999865055084},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3010999858379364},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3001999855041504},{"id":"https://openalex.org/C179725390","wikidata":"https://www.wikidata.org/wiki/Q192116","display_name":"Cryogenics","level":2,"score":0.2702000141143799},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.25529998540878296},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.250900000333786},{"id":"https://openalex.org/C4846943","wikidata":"https://www.wikidata.org/wiki/Q4241150","display_name":"Cryocooler","level":2,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas53549.2025.11244410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas53549.2025.11244410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2155636448","https://openalex.org/W3107649711","https://openalex.org/W3151271224","https://openalex.org/W3167237942","https://openalex.org/W4226340917","https://openalex.org/W4317793302","https://openalex.org/W4367330315","https://openalex.org/W4402703077","https://openalex.org/W4405269977"],"related_works":[],"abstract_inverted_index":{"Digital":[0],"processing":[1],"implemented":[2],"in":[3,92],"a":[4,55],"technology":[5,57],"optimized":[6],"for":[7,61,79,84],"reduced":[8],"temperatures,":[9],"such":[10,32],"as":[11,33],"77K,":[12],"has":[13],"significantly":[14],"improved":[15],"power":[16,41,75],"dissipation.":[17],"Operating":[18],"at":[19,86],"cryogenic":[20,62],"temperatures":[21],"benefits":[22],"both":[23],"active":[24],"devices":[25],"and":[26,40,82],"the":[27,66],"properties":[28],"of":[29,77],"passive":[30],"elements,":[31],"interconnects.":[34],"With":[35],"over":[36],"30%":[37],"gate":[38],"delay":[39],"dependent":[42],"on":[43,48,54],"interconnect,":[44],"this":[45],"paper":[46],"focuses":[47],"optimizing":[49],"onchip":[50],"metal":[51,67],"interconnects":[52],"based":[53],"design":[56],"cooptimization":[58],"(DTCO)":[59],"methodology":[60],"environments.":[63],"By":[64],"refining":[65],"stack":[68],"architecture,":[69],"we":[70],"achieve":[71],"substantial":[72],"improvements,":[73],"yielding":[74],"savings":[76],">10%":[78],"synthesized":[80],"logic":[81],">80%":[83],"repeaters":[85],"77K.":[87],"The":[88],"results":[89],"are":[90],"validated":[91],"14-nm-class":[93],"FinFET":[94],"technology.":[95]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-11-25T00:00:00"}