{"id":"https://openalex.org/W3083388455","doi":"https://doi.org/10.1109/mwscas48704.2020.9184621","title":"A Low-power Synthesizable Time-to-Digital Converter using Amplification to Overcome Mismatch","display_name":"A Low-power Synthesizable Time-to-Digital Converter using Amplification to Overcome Mismatch","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3083388455","doi":"https://doi.org/10.1109/mwscas48704.2020.9184621","mag":"3083388455"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas48704.2020.9184621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Cong Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cong Lin","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100408002","display_name":"Bo Wang","orcid":"https://orcid.org/0000-0001-7257-0684"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Wang","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100374171","display_name":"Chen Zhang","orcid":"https://orcid.org/0000-0003-2445-0754"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Zhang","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110733550","display_name":"Xingyu Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingyu Qi","raw_affiliation_strings":["The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, P.R.China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.3578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45628504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"794","last_page":"797"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.6927881240844727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6587618589401245},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5706652402877808},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5640914440155029},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.536255955696106},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.48912888765335083},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4753125309944153},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4750671088695526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4680827260017395},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46166637539863586},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.44291651248931885},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4190472364425659},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4032124876976013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3091934025287628},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2146015465259552},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18398132920265198},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18085920810699463}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.6927881240844727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6587618589401245},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5706652402877808},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5640914440155029},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.536255955696106},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.48912888765335083},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4753125309944153},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4750671088695526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4680827260017395},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46166637539863586},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.44291651248931885},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4190472364425659},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4032124876976013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3091934025287628},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2146015465259552},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18398132920265198},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18085920810699463},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas48704.2020.9184621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1517773053","https://openalex.org/W1585816589","https://openalex.org/W1971570689","https://openalex.org/W1979508968","https://openalex.org/W1989484081","https://openalex.org/W2056154967","https://openalex.org/W2145740172","https://openalex.org/W2147533202","https://openalex.org/W2152208424","https://openalex.org/W2537738414","https://openalex.org/W2799339448","https://openalex.org/W2801898480","https://openalex.org/W6643139705"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2112856903","https://openalex.org/W2541226935","https://openalex.org/W2120912680","https://openalex.org/W1984418134","https://openalex.org/W3022509112","https://openalex.org/W2547517791"],"abstract_inverted_index":{"This":[0,151],"paper":[1],"presents":[2],"a":[3],"synthesizable":[4,141,162],"cyclic":[5],"vernier":[6],"time":[7,48],"to":[8,74,146],"digital":[9],"converter":[10],"(TDC)":[11],"based":[12,103],"on":[13,104],"ring":[14],"oscillators.":[15],"All":[16],"circuits":[17,33],"are":[18,34],"automatically":[19],"placed":[20],"and":[21,89,121,134],"routed":[22],"without":[23],"any":[24],"custom":[25],"layout":[26,125],"or":[27],"design.":[28],"The":[29,65,109,123],"mismatch":[30],"in":[31],"the":[32,37,43,46,55,72,81,87,90,98,105,139,147,160,169],"eliminated":[35],"by":[36,93,118],"proposed":[38,106,110],"calibration":[39,67,88],"circuit,":[40],"which":[41,137,157],"utilizes":[42],"effect":[44,56],"that":[45,129],"amplified":[47],"signal":[49],"can":[50],"be":[51,159],"much":[52],"larger":[53],"than":[54],"of":[57],"wire":[58],"parasitic,":[59],"thus":[60],"cancelling":[61],"its":[62],"own":[63],"mismatch.":[64],"designed":[66,113],"circuit":[68,83],"stops":[69],"working":[70,94],"during":[71,86],"conversion":[73,91],"save":[75,79],"power":[76],"consumption.":[77],"To":[78],"areas,":[80],"counter":[82],"is":[84,101,112,138],"re-used":[85],"period":[92],"alternatively.":[95],"In":[96],"addition,":[97],"throughput":[99],"rate":[100],"optimized":[102],"double-detector":[107],"structure.":[108],"TDC":[111,142,163],"with":[114],"CMOS":[115],"130nm":[116],"process":[117],"automatic":[119],"placement":[120],"routing.":[122],"post":[124],"simulation":[126],"results":[127],"show":[128],"it":[130],"achieves":[131],"2.8ps":[132],"resolution":[133],"consumes":[135],"0.47mW,":[136],"lowest-power":[140],"reported":[143],"so":[144],"far":[145],"author's":[148],"best":[149],"knowledge.":[150],"work":[152],"occupies":[153],"only":[154],"0.0016mm2layout":[155],"area,":[156],"may":[158],"smallest":[161],"known":[164],"at":[165],"present":[166],"if":[167],"considering":[168],"scaling-down":[170],"rule.":[171]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}