{"id":"https://openalex.org/W3083583660","doi":"https://doi.org/10.1109/mwscas48704.2020.9184570","title":"Multipliers based on the Interlaced Carry Arrest Addition","display_name":"Multipliers based on the Interlaced Carry Arrest Addition","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3083583660","doi":"https://doi.org/10.1109/mwscas48704.2020.9184570","mag":"3083583660"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas48704.2020.9184570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085589367","display_name":"Uttam Kumar","orcid":"https://orcid.org/0000-0001-9007-8191"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uttam Kumar","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, The State University of New York Buffalo, The United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, The State University of New York Buffalo, The United States of America","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060682328","display_name":"Adly T. Fam","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adly T. Fam","raw_affiliation_strings":["Department of Electrical Engineering, University at Buffalo, The State University of New York Buffalo, The United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University at Buffalo, The State University of New York Buffalo, The United States of America","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10598241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1088","last_page":"1091"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.7769092321395874},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7165597677230835},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5919720530509949},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.52562016248703},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5049582123756409},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48577359318733215},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23274126648902893},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1741068959236145},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10234349966049194}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.7769092321395874},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7165597677230835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5919720530509949},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.52562016248703},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5049582123756409},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48577359318733215},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23274126648902893},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1741068959236145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10234349966049194},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas48704.2020.9184570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W1983849809","https://openalex.org/W2547762252"],"related_works":["https://openalex.org/W4229867111","https://openalex.org/W1488770949","https://openalex.org/W2793180915","https://openalex.org/W2386495035","https://openalex.org/W1582047458","https://openalex.org/W2071291085","https://openalex.org/W2113094707","https://openalex.org/W1514266315","https://openalex.org/W1490628945","https://openalex.org/W2115529833"],"abstract_inverted_index":{"Proposed":[0],"here":[1],"are":[2],"multipliers":[3,11],"based":[4],"on":[5],"interlaced":[6],"carry":[7],"arrest":[8],"addition.":[9],"These":[10],"save,":[12],"in":[13,19,22,34],"VLSI":[14],"simulations,":[15],"up":[16],"to":[17,24],"27%":[18],"average":[20],"power,":[21],"comparison":[23],"the":[25],"Wallace":[26],"tree":[27],"multipliers,":[28],"with":[29],"only":[30],"a":[31],"small":[32],"increase":[33],"latency.":[35]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}