{"id":"https://openalex.org/W3083327214","doi":"https://doi.org/10.1109/mwscas48704.2020.9184496","title":"An Improved Hardware Architecture for modulo without Multiplication","display_name":"An Improved Hardware Architecture for modulo without Multiplication","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3083327214","doi":"https://doi.org/10.1109/mwscas48704.2020.9184496","mag":"3083327214"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas48704.2020.9184496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087271791","display_name":"Ryan Swann","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Swann","raw_affiliation_strings":["VLSI Computer Architecture Research Group School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Computer Architecture Research Group School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stine","raw_affiliation_strings":["VLSI Computer Architecture Research Group School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Computer Architecture Research Group School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.2785,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66152019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"635","last_page":"638"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7269436120986938},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.7230966091156006},{"id":"https://openalex.org/keywords/modulo-operation","display_name":"Modulo operation","score":0.5838919281959534},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5692819356918335},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5369818806648254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5230998992919922},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.5070712566375732},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.46889346837997437},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4652591347694397},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4609551727771759},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4550798833370209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4193449020385742},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4189234972000122},{"id":"https://openalex.org/keywords/modular-arithmetic","display_name":"Modular arithmetic","score":0.4168703854084015},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.3958480656147003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3850381374359131},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3328374922275543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29429757595062256},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.2756955325603485},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15669992566108704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12303429841995239},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1207520067691803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.0903855562210083},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08091577887535095},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.07973307371139526}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7269436120986938},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.7230966091156006},{"id":"https://openalex.org/C183448482","wikidata":"https://www.wikidata.org/wiki/Q1799665","display_name":"Modulo operation","level":2,"score":0.5838919281959534},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5692819356918335},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5369818806648254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5230998992919922},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5070712566375732},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.46889346837997437},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4652591347694397},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4609551727771759},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4550798833370209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4193449020385742},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4189234972000122},{"id":"https://openalex.org/C32049820","wikidata":"https://www.wikidata.org/wiki/Q319400","display_name":"Modular arithmetic","level":3,"score":0.4168703854084015},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.3958480656147003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3850381374359131},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3328374922275543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29429757595062256},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.2756955325603485},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15669992566108704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12303429841995239},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1207520067691803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0903855562210083},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08091577887535095},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.07973307371139526},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas48704.2020.9184496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W91656013","https://openalex.org/W1279320161","https://openalex.org/W1577129943","https://openalex.org/W1950989567","https://openalex.org/W1986198459","https://openalex.org/W2118678344","https://openalex.org/W2949759137","https://openalex.org/W4235558969","https://openalex.org/W6763820952"],"related_works":["https://openalex.org/W2113213955","https://openalex.org/W2016520453","https://openalex.org/W2148643256","https://openalex.org/W2405527256","https://openalex.org/W2516936488","https://openalex.org/W1994292126","https://openalex.org/W2146721459","https://openalex.org/W2055651258","https://openalex.org/W2039892085","https://openalex.org/W2105709059"],"abstract_inverted_index":{"This":[0,14,42,62,90],"paper":[1,91],"discusses":[2],"a":[3,12,59,94],"hardware":[4,95],"implementation":[5,15,45,77,96],"of":[6,21,35,78,97],"modulo":[7,80],"that":[8],"does":[9],"not":[10],"require":[11],"multiplication.":[13],"is":[16,29,64,82],"accomplished":[17],"through":[18],"the":[19,26,33,56],"use":[20],"an":[22],"algorithm":[23,28,63,81,99],"in":[24,49,87,105],"which":[25],"new":[27],"presented":[30],"to":[31,46,52,84],"calculate":[32],"modulus":[34],"large":[36],"values":[37],"using":[38],"shifting":[39],"and":[40,72,113],"adding.":[41],"allows":[43],"our":[44],"be":[47,85],"equivalent":[48],"clock":[50],"cycles":[51],"other":[53],"implementations":[54],"without":[55],"need":[57],"for":[58],"multiplier's":[60],"delay.":[61],"compared":[65],"with":[66],"others,":[67],"such":[68],"as":[69,100,102],"Barrett":[70],"reduction":[71],"fast":[73],"modular":[74],"reduction.":[75],"Our":[76],"this":[79,98],"shown":[83],"faster":[86],"many":[88],"cases.":[89],"proposes":[92],"both":[93],"well":[101],"synthesis":[103],"results":[104],"soi12s0":[106],"45nm":[107],"IBM":[108],"Multi-threshold":[109],"CMOS":[110],"(MTCMOS)":[111],"technology":[112],"ARM-based":[114],"standard":[115],"cells.":[116]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}