{"id":"https://openalex.org/W3157176986","doi":"https://doi.org/10.1109/mwscas47672.2021.9531908","title":"Open-Source Memory Compiler for Automatic RRAM Generation and Verification","display_name":"Open-Source Memory Compiler for Automatic RRAM Generation and Verification","publication_year":2021,"publication_date":"2021-08-09","ids":{"openalex":"https://openalex.org/W3157176986","doi":"https://doi.org/10.1109/mwscas47672.2021.9531908","mag":"3157176986"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas47672.2021.9531908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2104.14885","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074228059","display_name":"Dimitrios Dimitris Antoniadis","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dimitrios Dimitris Antoniadis","raw_affiliation_strings":["Imperial College, London, UK","Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038543368","display_name":"Peilong Feng","orcid":"https://orcid.org/0000-0001-5615-8905"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peilong Feng","raw_affiliation_strings":["Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","Imperial College, London, UK","Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053537818","display_name":"Andrea Mifsud","orcid":"https://orcid.org/0000-0001-8997-1804"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrea Mifsud","raw_affiliation_strings":["Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","Imperial College, London, UK","Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College,Department of Electrical and Electronic Engineering,London,UK,SW7 2BT","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017596402","display_name":"Timothy G. Constandinou","orcid":"https://orcid.org/0000-0001-9778-1162"},"institutions":[{"id":"https://openalex.org/I4210126463","display_name":"UK Dementia Research Institute","ror":"https://ror.org/02wedp412","country_code":"GB","type":"facility","lineage":["https://openalex.org/I4210126463"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Timothy G. Constandinou","raw_affiliation_strings":["Care Research & Technology Centre, UK Dementia Research Institute, UK","Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","Imperial College, London, UK","Imperial College London"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Care Research & Technology Centre, UK Dementia Research Institute, UK","institution_ids":["https://openalex.org/I4210126463"]},{"raw_affiliation_string":"Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0983,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39254752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7631381750106812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7349842190742493},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6162150502204895},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5955724716186523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31973135471343994},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25519102811813354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20867091417312622},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11578485369682312},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10034438967704773}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7631381750106812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7349842190742493},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6162150502204895},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5955724716186523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31973135471343994},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25519102811813354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20867091417312622},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11578485369682312},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10034438967704773}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/mwscas47672.2021.9531908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2104.14885","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2104.14885","pdf_url":"https://arxiv.org/pdf/2104.14885","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:3157176986","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/2104.14885.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.2104.14885","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2104.14885","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2104.14885","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2104.14885","pdf_url":"https://arxiv.org/pdf/2104.14885","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6097759542","display_name":null,"funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3157176986.pdf","grobid_xml":"https://content.openalex.org/works/W3157176986.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W605053446","https://openalex.org/W1983096721","https://openalex.org/W2008586613","https://openalex.org/W2015855352","https://openalex.org/W2018774711","https://openalex.org/W2038212394","https://openalex.org/W2094021053","https://openalex.org/W2095953597","https://openalex.org/W2112181056","https://openalex.org/W2127256196","https://openalex.org/W2154664075","https://openalex.org/W2169083009","https://openalex.org/W2246798966","https://openalex.org/W2487018225","https://openalex.org/W2514703871","https://openalex.org/W2537959404","https://openalex.org/W2791748601","https://openalex.org/W2805362231","https://openalex.org/W2995518895","https://openalex.org/W3018945530","https://openalex.org/W3112759669","https://openalex.org/W3121356692","https://openalex.org/W4292169167","https://openalex.org/W6659730706","https://openalex.org/W6690740084","https://openalex.org/W6786719154","https://openalex.org/W6788964094"],"related_works":["https://openalex.org/W3200722243","https://openalex.org/W3214321528","https://openalex.org/W2603636614","https://openalex.org/W2910782178","https://openalex.org/W2124966262","https://openalex.org/W2295683497","https://openalex.org/W2557101570","https://openalex.org/W3001147778","https://openalex.org/W3118927099","https://openalex.org/W2886710919","https://openalex.org/W3211203038","https://openalex.org/W2897004326","https://openalex.org/W3128023472","https://openalex.org/W3192553137","https://openalex.org/W2626166740","https://openalex.org/W2789805214","https://openalex.org/W3121356692","https://openalex.org/W3036901913","https://openalex.org/W3046920646","https://openalex.org/W2789902048"],"abstract_inverted_index":{"The":[0,132],"lack":[1],"of":[2,62,89,107,129,135],"open-source":[3,21,69],"memory":[4,22,46,70],"compilers":[5],"in":[6,12],"academia":[7],"typically":[8],"causes":[9],"significant":[10],"delays":[11],"research":[13],"and":[14,55,95,104,121,139,146,160,166],"design":[15],"implementations.":[16],"This":[17],"paper":[18],"presents":[19],"an":[20],"compiler":[23,71],"that":[24,72],"is":[25,66,102,141,157],"directly":[26],"integrated":[27],"within":[28],"the":[29,44,60,67,87,127,151],"Cadence":[30],"Virtuoso":[31],"environment":[32],"using":[33],"physical":[34,56],"verification":[35],"tools":[36],"provided":[37],"by":[38],"Mentor":[39],"Graphics":[40],"(Calibre).":[41],"It":[42],"facilitates":[43],"entire":[45],"generation":[47,51],"process":[48],"from":[49],"netlist":[50],"to":[52,77,113],"layout":[53],"implementation,":[54],"implementation":[57],"verification.":[58],"To":[59],"best":[61],"our":[63],"knowledge,":[64],"this":[65],"first":[68],"has":[73],"been":[74],"developed":[75],"specifically":[76],"automate":[78],"Resistive":[79],"Random":[80],"Access":[81],"Memory":[82],"(RRAM)":[83],"generation.":[84],"RRAM":[85,99,109],"holds":[86],"promise":[88],"achieving":[90],"high":[91,93],"speed,":[92],"density":[94],"non-volatility.":[96],"A":[97],"novel":[98],"architecture,":[100],"additionally":[101],"proposed,":[103],"a":[105],"number":[106],"generated":[108],"arrays":[110],"are":[111],"evaluated":[112],"identify":[114],"their":[115,130],"worst":[116,122],"case":[117,123],"control":[118],"line":[119],"parasitics":[120],"settling":[124],"time":[125],"across":[126],"memristors":[128],"cells.":[131],"total":[133,152],"capacitance":[134],"lines":[136],"SEL,":[137],"N":[138,165],"P":[140,167],"5.83":[142],"fF/cell,":[143],"3.31":[144],"fF/cell":[145,148],"2.48":[147],"respectively,":[149],"while":[150],"calculated":[153],"resistance":[154],"for":[155,163],"SEL":[156],"1.28":[158],"\u03a9/cell":[159,162],"0.14":[161],"both":[164],"lines.":[168]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}