{"id":"https://openalex.org/W3201486642","doi":"https://doi.org/10.1109/mwscas47672.2021.9531884","title":"Pre-placement evaluation of Standard Cell Library compliance to Process Density constraints","display_name":"Pre-placement evaluation of Standard Cell Library compliance to Process Density constraints","publication_year":2021,"publication_date":"2021-08-09","ids":{"openalex":"https://openalex.org/W3201486642","doi":"https://doi.org/10.1109/mwscas47672.2021.9531884","mag":"3201486642"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas47672.2021.9531884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008915090","display_name":"Digvijay Rajurkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Digvijay Rajurkar","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104076055","display_name":"Sivakumar Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sivakumar Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008915090"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43462997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"236","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7816068530082703},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6114302277565002},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5295684337615967},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5129008293151855},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.4888753294944763},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4876633882522583},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4335757791996002},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.43251746892929077},{"id":"https://openalex.org/keywords/process-window","display_name":"Process window","score":0.4205535650253296},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4129057824611664},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3450617492198944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2670968174934387},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.2338445782661438},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22524979710578918},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14786067605018616},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.1468096673488617},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12770870327949524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11527383327484131}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7816068530082703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6114302277565002},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5295684337615967},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5129008293151855},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.4888753294944763},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4876633882522583},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4335757791996002},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43251746892929077},{"id":"https://openalex.org/C2777441419","wikidata":"https://www.wikidata.org/wiki/Q16969460","display_name":"Process window","level":3,"score":0.4205535650253296},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4129057824611664},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3450617492198944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2670968174934387},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.2338445782661438},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22524979710578918},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14786067605018616},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.1468096673488617},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12770870327949524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11527383327484131},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas47672.2021.9531884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1728842521","https://openalex.org/W2101234009","https://openalex.org/W2914532420","https://openalex.org/W6637572315","https://openalex.org/W6675354045"],"related_works":["https://openalex.org/W1979360617","https://openalex.org/W2975406511","https://openalex.org/W2005005390","https://openalex.org/W2017416341","https://openalex.org/W2043778799","https://openalex.org/W1975029072","https://openalex.org/W2078932566","https://openalex.org/W2808174897","https://openalex.org/W2138948620","https://openalex.org/W2332239039"],"abstract_inverted_index":{"Improving":[0],"design":[1],"manufacturability":[2],"and":[3,72],"yield":[4],"requires":[5],"microchip":[6],"designs":[7],"to":[8,27,40,57],"satisfy":[9],"process":[10,41,69],"density":[11,42,61,82],"constraints":[12],"for":[13,86],"pre-defined":[14],"windows":[15],"in":[16,20,96],"the":[17,34],"die.":[18],"Iterations":[19],"DFM":[21],"convergence":[22],"poses":[23],"a":[24,50,64],"key":[25],"challenge":[26],"physical":[28],"verification":[29],"which":[30],"heavily":[31],"depends":[32],"on":[33,89],"compliance":[35,83],"of":[36,66,79],"standard":[37],"cell":[38,67],"library":[39,87],"requirements.":[43],"The":[44],"proposed":[45],"novel":[46],"technique":[47],"involves":[48],"training":[49],"classifier":[51],"model":[52],"using":[53],"supervised":[54],"reinforced":[55],"learning":[56],"evaluate":[58],"layer":[59],"wise":[60],"margin":[62],"as":[63],"function":[65],"area,":[68],"window":[70],"overlaps":[71],"usage":[73],"at":[74],"block-level":[75],"thus":[76],"facilitating":[77],"ease":[78],"use.":[80],"Process":[81],"is":[84],"analyzed":[85],"offerings":[88],"Intel":[90],"10nm":[91],"node":[92],"demonstrating":[93],"85%":[94],"success":[95],"predicting":[97],"failing":[98],"cells":[99]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}