{"id":"https://openalex.org/W3186575409","doi":"https://doi.org/10.1109/mwscas47672.2021.9531804","title":"EMC: Efficient Muller C-Element Implementation for High Bit-width Asynchronous Applications","display_name":"EMC: Efficient Muller C-Element Implementation for High Bit-width Asynchronous Applications","publication_year":2021,"publication_date":"2021-08-09","ids":{"openalex":"https://openalex.org/W3186575409","doi":"https://doi.org/10.1109/mwscas47672.2021.9531804","mag":"3186575409"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas47672.2021.9531804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031863054","display_name":"John M. Emmert","orcid":"https://orcid.org/0000-0002-6074-535X"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John M. Emmert","raw_affiliation_strings":["University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050699524","display_name":"Sara A. VanDewerker","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sara A. VanDewerker","raw_affiliation_strings":["University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":2.035,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86034718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"816","last_page":"819"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5950160026550293},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5710858106613159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5540143251419067},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4985978603363037},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4830635190010071},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4799126088619232},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4687381386756897},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45818227529525757},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.45003291964530945},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.44999444484710693},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.42583420872688293},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.41596028208732605},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36340945959091187},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24998921155929565},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22208234667778015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2079070806503296},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14685747027397156},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08599582314491272}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5950160026550293},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5710858106613159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5540143251419067},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4985978603363037},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4830635190010071},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4799126088619232},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4687381386756897},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45818227529525757},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.45003291964530945},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.44999444484710693},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.42583420872688293},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.41596028208732605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36340945959091187},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24998921155929565},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22208234667778015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2079070806503296},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14685747027397156},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08599582314491272},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas47672.2021.9531804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W145557880","https://openalex.org/W309047371","https://openalex.org/W1504392714","https://openalex.org/W1533095609","https://openalex.org/W1607552711","https://openalex.org/W1882862660","https://openalex.org/W2069709575","https://openalex.org/W2097624522","https://openalex.org/W2099664430","https://openalex.org/W2117299791","https://openalex.org/W2154909745","https://openalex.org/W2161998562","https://openalex.org/W2283483828","https://openalex.org/W6605960049","https://openalex.org/W6610804403","https://openalex.org/W6682554491","https://openalex.org/W6695618521","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2218070245","https://openalex.org/W4293869128","https://openalex.org/W4286304005","https://openalex.org/W1980349267","https://openalex.org/W2372402010","https://openalex.org/W2538518892","https://openalex.org/W1513105280","https://openalex.org/W2534264993","https://openalex.org/W2363153189","https://openalex.org/W3010731809"],"abstract_inverted_index":{"A":[0],"Muller":[1,20,47,101,144],"C-Element":[2,48,102,145],"is":[3,52,66,81,97],"a":[4,44,76,189],"digital":[5,146],"circuit":[6,163],"component":[7],"used":[8],"in":[9],"most":[10],"asynchronous":[11],"circuits":[12,112],"and":[13,34,64,69,88,92,153],"systems.":[14],"In":[15],"Null":[16,56,107,172],"Convention":[17,57,108,173],"Logic,":[18],"the":[19,24,31,35,84,142],"C-Elements":[21],"make":[22],"up":[23,183],"subset":[25],"of":[26,83,160],"THmn":[27,175],"threshold":[28,177],"gates":[29],"where":[30],"threshold,":[32],"m,":[33],"input":[36,62,85,117],"bit-width,":[37,86],"n,":[38,87,161],"are":[39,129,138],"equal.":[40],"This":[41],"paper":[42],"presents":[43],"new":[45],"Efficient":[46],"implementation,":[49],"EMC,":[50],"that":[51,80,113,128],"especially":[53,104],"suitable":[54,98],"for":[55,99],"Logic":[58,109,174],"applications":[59],"with":[60],"high":[61],"bit-widths,":[63],"it":[65,124],"much":[67],"faster":[68],"smaller":[70,171],"than":[71,169],"standard":[72],"implementations.":[73],"It":[74,96],"has":[75],"two-transistor":[77],"switching":[78],"delay":[79],"independent":[82],"exhibits":[89],"low":[90],"noise":[91],"static":[93,121],"power":[94,122],"consumption.":[95],"all":[100],"applications,":[103],"those":[105],"like":[106],"register":[110],"feedback":[111],"can":[114],"have":[115,180],"large":[116,158],"bit-widths.":[118],"To":[119],"reduce":[120],"consumption,":[123],"uses":[125],"active":[126],"resistors":[127],"only":[130],"turned":[131],"\u201cON\u201d":[132],"when":[133],"necessary.":[134],"Two":[135],"output":[136],"stages":[137],"presented":[139],"to":[140,184],"implement":[141],"required":[143],"hysteresis:":[147],"standard,":[148],"semi-static":[149,176],"cross-coupled":[150],"inverter":[151],"version,":[152],"differential":[154],"sense-amplifier":[155],"option.":[156],"For":[157],"values":[159],"our":[162],"requires":[164],"approximately":[165],"one-half":[166],"fewer":[167],"transistors":[168],"combining":[170],"gates.":[178],"We":[179],"successfully":[181],"simulated":[182],"n":[185],"=":[186],"1024":[187],"at":[188],"65":[190],"nm":[191],"node.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}