{"id":"https://openalex.org/W3199829333","doi":"https://doi.org/10.1109/mwscas47672.2021.9531694","title":"CMOS Implementation of a Proteresis-Hysteresis (ProHys) Switch","display_name":"CMOS Implementation of a Proteresis-Hysteresis (ProHys) Switch","publication_year":2021,"publication_date":"2021-08-09","ids":{"openalex":"https://openalex.org/W3199829333","doi":"https://doi.org/10.1109/mwscas47672.2021.9531694","mag":"3199829333"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas47672.2021.9531694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027602705","display_name":"Salma Khan","orcid":"https://orcid.org/0000-0001-6679-5190"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Salma Khan","raw_affiliation_strings":["IIIT,Center for VLSI and Embedded Systems(CVEST),Hyderabad,India","Center for VLSI and Embedded Systems(CVEST), IIIT, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT,Center for VLSI and Embedded Systems(CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Center for VLSI and Embedded Systems(CVEST), IIIT, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064516025","display_name":"Syed Azeemuddin","orcid":"https://orcid.org/0000-0002-5974-3584"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Syed Azeemuddin","raw_affiliation_strings":["IIIT,CVEST,Hyderabad,India","CVEST, IIIT, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT,CVEST,Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"CVEST, IIIT, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086345471","display_name":"Mohammed Arifuddin Sohel","orcid":"https://orcid.org/0000-0001-8728-0890"},"institutions":[{"id":"https://openalex.org/I10874241","display_name":"Jawaharlal Nehru Technological University, Hyderabad","ror":"https://ror.org/002tchr49","country_code":"IN","type":"education","lineage":["https://openalex.org/I10874241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohammed Arifuddin Sohel","raw_affiliation_strings":["Muffakhan Jah College of Engg and Tech,ECE Department,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Muffakhan Jah College of Engg and Tech,ECE Department,Hyderabad,India","institution_ids":["https://openalex.org/I10874241"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13828484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":null,"first_page":"1104","last_page":"1107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7774803638458252},{"id":"https://openalex.org/keywords/hysteresis","display_name":"Hysteresis","score":0.7605895400047302},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"Noise immunity","score":0.6692907810211182},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.6382768154144287},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5760776400566101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.508628249168396},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4756602644920349},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45913559198379517},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.45146065950393677},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.414310485124588},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33167675137519836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15113824605941772},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1444438397884369}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7774803638458252},{"id":"https://openalex.org/C123299182","wikidata":"https://www.wikidata.org/wiki/Q190837","display_name":"Hysteresis","level":2,"score":0.7605895400047302},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.6692907810211182},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.6382768154144287},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5760776400566101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.508628249168396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4756602644920349},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45913559198379517},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.45146065950393677},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.414310485124588},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33167675137519836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15113824605941772},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1444438397884369},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas47672.2021.9531694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas47672.2021.9531694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1535531077","https://openalex.org/W2022547113","https://openalex.org/W2040865978","https://openalex.org/W2060572274","https://openalex.org/W2116374153","https://openalex.org/W2120247972","https://openalex.org/W2344167703","https://openalex.org/W2584982380","https://openalex.org/W6632084780","https://openalex.org/W6676995458"],"related_works":["https://openalex.org/W2966297013","https://openalex.org/W2058985443","https://openalex.org/W2129489646","https://openalex.org/W2125878297","https://openalex.org/W2790173003","https://openalex.org/W2512718974","https://openalex.org/W1864365575","https://openalex.org/W2556983729","https://openalex.org/W2087864384","https://openalex.org/W4382541827"],"abstract_inverted_index":{"Hysteresis":[0,11,25],"and":[1,16,50,53,73,109,130],"proteresis":[2,20,31],"are":[3],"two":[4],"complementary":[5],"phenomena":[6],"used":[7,22],"in":[8,89,104,122],"integrated":[9],"circuits.":[10],"is":[12,21,95,118],"a":[13,27,42,133,151],"widely":[14],"known":[15],"applied":[17],"phenomenon,":[18],"while":[19],"less":[23],"frequently.":[24],"exhibits":[26,47],"delayed":[28],"response,":[29],"whereas":[30],"demonstrates":[32],"an":[33,111],"advanced":[34],"response.":[35],"This":[36,138],"paper":[37,139],"presents":[38],"the":[39,62,78,84,101,123,142,146],"design":[40],"of":[41,64,87,93,100,113,126,136,144],"single":[43],"CMOS":[44,107],"circuit":[45,68,103],"that":[46],"both":[48,65],"hysteretic":[49,72],"proteretic":[51,74],"properties":[52],"has":[54],"been":[55],"named":[56],"as":[57,150],"ProHys":[58,148],"switch,":[59],"thus":[60],"leveraging":[61],"benefits":[63],"phenomena.":[66],"The":[67],"can":[69],"switch":[70],"between":[71],"operations":[75],"based":[76],"on":[77],"control":[79],"input":[80],"signal.":[81],"It":[82,117],"maintains":[83],"noise":[85],"immunity":[86],"0.2V":[88],"each":[90],"state.":[91],"Proof":[92],"concept":[94],"established":[96],"by":[97],"post-layout":[98],"simulation":[99],"proposed":[102,147],"TSMC":[105],"180nm":[106],"technology":[108],"occupies":[110],"area":[112],"41\u03bcm":[114],"X":[115],"48\u03bcm.":[116],"demonstrated":[119],"to":[120,128,132],"work":[121],"temperature":[124],"range":[125],"-20\u00b0C":[127],"100\u00b0C":[129],"up":[131],"maximum":[134],"frequency":[135],"10MHz.":[137],"also":[140],"explores":[141],"possibility":[143],"using":[145],"Switch":[149],"Physical":[152],"Unclonable":[153],"Function":[154],"(PUF)":[155],"for":[156],"security":[157],"applications.":[158]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}