{"id":"https://openalex.org/W2982507333","doi":"https://doi.org/10.1109/mwscas.2019.8885366","title":"A Highly Digital CCO-Based Asynchronous Analog-to-Time Converter","display_name":"A Highly Digital CCO-Based Asynchronous Analog-to-Time Converter","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982507333","doi":"https://doi.org/10.1109/mwscas.2019.8885366","mag":"2982507333"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8885366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057502115","display_name":"Sanjeev Tannirkulam Chandrasekaran","orcid":"https://orcid.org/0000-0002-2162-7676"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjeev Tannirkulam Chandrasekaran","raw_affiliation_strings":["Electrical Engineering, University at Buffalo - SUNY, Buffalo, NY, USA","Electrical Engineering, University at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, University at Buffalo - SUNY, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"Electrical Engineering, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Electrical Engineering, University at Buffalo - SUNY, Buffalo, NY, USA","Electrical Engineering, University at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, University at Buffalo - SUNY, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"Electrical Engineering, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20663797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"46","issue":null,"first_page":"105","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7167950868606567},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6777148246765137},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5284414291381836},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5010042190551758},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4735138714313507},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.468555748462677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4516354203224182},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4339250326156616},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.42533785104751587},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4162663519382477},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4100745916366577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3606126308441162},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.33204659819602966},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.314875990152359},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.28430408239364624},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18392148613929749},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1775839924812317},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09359395503997803}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7167950868606567},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6777148246765137},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5284414291381836},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5010042190551758},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4735138714313507},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.468555748462677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4516354203224182},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4339250326156616},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.42533785104751587},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4162663519382477},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4100745916366577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3606126308441162},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.33204659819602966},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.314875990152359},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.28430408239364624},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18392148613929749},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1775839924812317},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09359395503997803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8885366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511579013","https://openalex.org/W1542612108","https://openalex.org/W2034978842","https://openalex.org/W2071013649","https://openalex.org/W2153118630","https://openalex.org/W2153293882","https://openalex.org/W2220266102","https://openalex.org/W2741721049","https://openalex.org/W2884373959","https://openalex.org/W6682940424"],"related_works":["https://openalex.org/W2765125811","https://openalex.org/W2850651093","https://openalex.org/W2759627086","https://openalex.org/W4306148467","https://openalex.org/W4285329824","https://openalex.org/W2971835802","https://openalex.org/W2143449266","https://openalex.org/W4389245321","https://openalex.org/W4210925376","https://openalex.org/W3022908749"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,76],"asynchronous":[4],"current":[5,30],"controlled":[6],"oscillator":[7,19],"(CCO)":[8],"based":[9],"analog-to-time":[10],"converter":[11,33],"(ATC).":[12],"The":[13,41,61],"proposed":[14,62],"ATC":[15,42,63],"uses":[16],"a":[17,45,72],"ring":[18],"as":[20],"phase-domain":[21],"integrator":[22],"and":[23,70],"quantizer.":[24],"A":[25],"negative":[26],"feedback":[27],"loop":[28],"using":[29],"steering":[31],"digital-to-analog":[32],"(DAC)":[34],"relaxes":[35],"linearity":[36],"requirement":[37],"of":[38,79],"the":[39],"CCO.":[40],"output":[43],"is":[44,64],"multi-phase":[46],"pulse-width":[47],"modulated":[48],"(PWM)":[49],"signal":[50,58],"which":[51],"can":[52],"be":[53],"used":[54],"with":[55,75],"continuous-time":[56],"digital":[57],"processing":[59],"systems.":[60],"simulated":[65],"in":[66],"65nm":[67],"CMOS":[68],"process":[69],"has":[71],"59.2dB":[73],"SNDR":[74],"input-referred":[77],"noise":[78],"42.6nV/":[80],"\u221aHz":[81],"over":[82],"500kHz":[83],"bandwidth":[84],"while":[85],"consuming":[86],"11\u03bcW":[87],"from":[88],"0.5V":[89],"power":[90],"supply.":[91]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}