{"id":"https://openalex.org/W2982411542","doi":"https://doi.org/10.1109/mwscas.2019.8885329","title":"An Ultra-Low Power Wide-Band Single-Transistor Second-Order Allpass Filter in 65nm CMOS","display_name":"An Ultra-Low Power Wide-Band Single-Transistor Second-Order Allpass Filter in 65nm CMOS","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982411542","doi":"https://doi.org/10.1109/mwscas.2019.8885329","mag":"2982411542"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8885329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006285592","display_name":"Mohamed B. Elamien","orcid":"https://orcid.org/0000-0002-6528-0010"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. B. Elamien","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Department of Electrical and Computer Engineering, University of Calgary, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014136577","display_name":"Brent Maundy","orcid":"https://orcid.org/0000-0002-3924-2897"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B. J. Maundy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Department of Electrical and Computer Engineering, University of Calgary, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025866057","display_name":"Leonid Belostotski","orcid":"https://orcid.org/0000-0002-5228-6907"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. Belostotski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Department of Electrical and Computer Engineering, University of Calgary, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039814573","display_name":"Ahmed S. Elwakil","orcid":"https://orcid.org/0000-0002-3972-5434"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]},{"id":"https://openalex.org/I29891158","display_name":"University of Sharjah","ror":"https://ror.org/00engpz63","country_code":"AE","type":"education","lineage":["https://openalex.org/I29891158"]},{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["AE","CA","EG"],"is_corresponding":false,"raw_author_name":"A. S. Elwakil","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Department of Electrical and Computer Engineering, University of Calgary, Canada","Department of Electrical and Computer Engineering, University of Sharjah, U.A.E","Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Sharjah, U.A.E","institution_ids":["https://openalex.org/I29891158"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/all-pass-filter","display_name":"All-pass filter","score":0.8043104410171509},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7677915692329407},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6643232107162476},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6142414808273315},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5645880699157715},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5327114462852478},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4543726146221161},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.4420180320739746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43103283643722534},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.42748332023620605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42367786169052124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33745914697647095},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.3279024064540863},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32027170062065125},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.24943923950195312},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11739009618759155}],"concepts":[{"id":"https://openalex.org/C47427576","wikidata":"https://www.wikidata.org/wiki/Q1431902","display_name":"All-pass filter","level":5,"score":0.8043104410171509},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7677915692329407},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6643232107162476},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6142414808273315},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5645880699157715},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5327114462852478},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4543726146221161},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.4420180320739746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43103283643722534},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.42748332023620605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42367786169052124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33745914697647095},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.3279024064540863},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32027170062065125},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.24943923950195312},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11739009618759155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8885329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1966914807","https://openalex.org/W2024334229","https://openalex.org/W2025406883","https://openalex.org/W2086501787","https://openalex.org/W2105722983","https://openalex.org/W2109000084","https://openalex.org/W2142063252","https://openalex.org/W2157390415","https://openalex.org/W2167014994","https://openalex.org/W2291880745","https://openalex.org/W2790986675","https://openalex.org/W2796863645","https://openalex.org/W2911444877","https://openalex.org/W2914329358","https://openalex.org/W2942865408"],"related_works":["https://openalex.org/W2801241616","https://openalex.org/W2108619539","https://openalex.org/W2090898224","https://openalex.org/W2808035885","https://openalex.org/W4245877442","https://openalex.org/W2142603601","https://openalex.org/W2019806694","https://openalex.org/W2135941737","https://openalex.org/W2988227767","https://openalex.org/W2256959580"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,9,18,28,42,49,56,64,68,88,95],"MOS":[6,82],"design":[7],"of":[8,52,70,91],"second-order":[10],"voltage-mode":[11],"allpass":[12],"filter":[13,24,74],"to":[14],"be":[15],"used":[16],"as":[17],"time":[19],"delay":[20,51,90],"cell.":[21],"The":[22,84],"proposed":[23,73],"is":[25],"based":[26],"on":[27],"single":[29],"transistor,":[30],"three":[31],"resistors":[32],"and":[33,38,77],"two":[34],"energy":[35],"storage":[36],"elements":[37],"was":[39,75],"designed":[40],"in":[41],"65nm":[43],"CMOS":[44],"technology.":[45],"Post-layout":[46],"simulations":[47],"demonstrate":[48],"group":[50,89],"approximately":[53,92],"13ps":[54],"across":[55,94],"30GHz":[57],"bandwidth,":[58],"while":[59],"only":[60],"consuming":[61],"809.7\u03bcW":[62],"from":[63],"1-V":[65],"supply.":[66],"As":[67],"proof":[69],"concept,":[71],"the":[72],"constructed":[76],"verified":[78],"experimentally":[79],"using":[80],"discrete":[81],"transistors.":[83],"experimental":[85],"results":[86],"show":[87],"370ns":[93],"1.22MHz":[96],"bandwidth.":[97]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}