{"id":"https://openalex.org/W2982613138","doi":"https://doi.org/10.1109/mwscas.2019.8885254","title":"Selecting the Fastest Settling-Time Filter in PDM-based DACs used for Dynamic Calibration Applications","display_name":"Selecting the Fastest Settling-Time Filter in PDM-based DACs used for Dynamic Calibration Applications","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982613138","doi":"https://doi.org/10.1109/mwscas.2019.8885254","mag":"2982613138"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8885254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034596339","display_name":"Ahmed S. Emara","orcid":"https://orcid.org/0000-0002-7329-7795"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ahmed Emara","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000822442","display_name":"Sadok Aouini","orcid":"https://orcid.org/0000-0002-6303-705X"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadok Aouini","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049011969","display_name":"Mahdi Parvizi","orcid":"https://orcid.org/0000-0003-4848-9469"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mahdi Parvizi","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026434083","display_name":"Naim Ben\u2010Hamida","orcid":"https://orcid.org/0000-0002-4031-2725"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Naim Ben-Hamida","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"900","last_page":"903"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/butterworth-filter","display_name":"Butterworth filter","score":0.6716739535331726},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6413198709487915},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.5558953285217285},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5448545813560486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5318284630775452},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4922129213809967},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4909358322620392},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.44403451681137085},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.38215067982673645},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3630375862121582},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.33909887075424194},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23871028423309326},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22099226713180542},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2108478844165802},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.14057135581970215},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.12729495763778687},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.07179063558578491}],"concepts":[{"id":"https://openalex.org/C70757512","wikidata":"https://www.wikidata.org/wiki/Q1018162","display_name":"Butterworth filter","level":5,"score":0.6716739535331726},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6413198709487915},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.5558953285217285},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5448545813560486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5318284630775452},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4922129213809967},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4909358322620392},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.44403451681137085},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.38215067982673645},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3630375862121582},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.33909887075424194},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23871028423309326},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22099226713180542},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2108478844165802},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.14057135581970215},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.12729495763778687},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.07179063558578491},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8885254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1761467716","https://openalex.org/W2048407380","https://openalex.org/W2135919709","https://openalex.org/W2159029162","https://openalex.org/W3014679520"],"related_works":["https://openalex.org/W2380305669","https://openalex.org/W2494267175","https://openalex.org/W4244992685","https://openalex.org/W4301184722","https://openalex.org/W2358323523","https://openalex.org/W2185321185","https://openalex.org/W2370029226","https://openalex.org/W2607190296","https://openalex.org/W2131913260","https://openalex.org/W3021732117"],"abstract_inverted_index":{"PDM-based":[0],"DACs":[1,23],"are":[2,34,162],"often":[3],"used":[4,36,125],"in":[5,21,144],"dynamic":[6],"calibration":[7,22],"applications,":[8],"largely":[9],"on":[10],"account":[11],"of":[12,79,171],"their":[13],"low":[14],"cost.":[15],"An":[16],"extremely":[17],"important":[18],"performance":[19],"measure":[20],"is":[24,48,108],"the":[25,52,59,77,111,115,145,153],"settling":[26,62,137],"time.":[27],"In":[28,43],"such":[29],"DACs,":[30],"Butterworth":[31,149],"filter":[32,53,89,107],"realizations":[33],"widely":[35],"because":[37],"they":[38],"provide":[39],"maximum":[40],"pass-band":[41],"flatness.":[42],"this":[44],"paper,":[45],"a":[46,80,91,122,127],"study":[47],"performed":[49],"to":[50,120,140],"select":[51],"type":[54],"and":[55,68,157,169],"order":[56,85,105],"that":[57,76,93,147],"yields":[58],"lowest":[60],"possible":[61],"time":[63,138],"with":[64,114,151],"an":[65],"acceptable":[66],"area":[67,158],"power":[69,155],"efficient":[70],"design.":[71],"It":[72],"will":[73],"be":[74],"shown":[75],"use":[78,148],"3":[81,101],"<sup":[82,102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[84,104],"Bessel":[86,106],"or":[87],"Gaussian":[88],"provides":[90,133],"system":[92],"settles":[94],"quicker":[95],"than":[96],"others":[97],"employing":[98],"Butterworth.":[99],"A":[100],"realized":[109],"using":[110],"Sallen-Key":[112],"topology":[113],"TSMC":[116],"65nm":[117],"CMOS":[118],"process":[119],"design":[121,128,132,142],"10-bit":[123],"DAC,":[124],"as":[126],"example.":[129],"The":[130],"proposed":[131],"around":[134],"25%":[135],"lower":[136],"compared":[139],"other":[141],"architectures":[143],"literature":[146],"filters":[150],"almost":[152],"same":[154],"consumption":[156],"occupancy.":[159],"Similar":[160],"results":[161],"also":[163],"obtained":[164],"for":[165],"8,":[166],"9,":[167],"11":[168],"12-bits":[170],"DAC":[172],"resolution.":[173]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}