{"id":"https://openalex.org/W2982413771","doi":"https://doi.org/10.1109/mwscas.2019.8885154","title":"A 20MHz Bandwidth Band-Pass Noise-Shaping SAR ADC With OPAMP Sharing Switched-Capacitor Filter","display_name":"A 20MHz Bandwidth Band-Pass Noise-Shaping SAR ADC With OPAMP Sharing Switched-Capacitor Filter","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2982413771","doi":"https://doi.org/10.1109/mwscas.2019.8885154","mag":"2982413771"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8885154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100424136","display_name":"Shuai Li","orcid":"https://orcid.org/0000-0003-4593-7019"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shuai Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017373395","display_name":"Jianguo Diao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Diao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110789292","display_name":"Yimin Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yimin Wu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100424136"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.3912,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5965165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6712864637374878},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.6477686166763306},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5523697137832642},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.548193097114563},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5297932028770447},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5189675688743591},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.440130352973938},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.4332764744758606},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31612926721572876},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.1973225176334381},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19506466388702393},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1755809783935547},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07728758454322815}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6712864637374878},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6477686166763306},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5523697137832642},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.548193097114563},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5297932028770447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5189675688743591},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.440130352973938},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.4332764744758606},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31612926721572876},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.1973225176334381},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19506466388702393},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1755809783935547},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07728758454322815}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8885154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8885154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1526838648","https://openalex.org/W1568895036","https://openalex.org/W2148553645","https://openalex.org/W2487410127","https://openalex.org/W2766124299","https://openalex.org/W2912209534","https://openalex.org/W4300993850"],"related_works":["https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2811287415","https://openalex.org/W2124313625","https://openalex.org/W2109469245","https://openalex.org/W2259288840","https://openalex.org/W2044524120","https://openalex.org/W135207313","https://openalex.org/W2127389397","https://openalex.org/W1964349758"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,62,71,100],"20MHz":[4],"bandwidth":[5],"time-interleaved":[6],"based":[7],"band-pass":[8],"noise":[9,49],"shaping":[10,50],"SAR,":[11],"which":[12],"is":[13,31,39,57,83],"especially":[14],"suitable":[15],"for":[16],"high":[17,23,65],"frequency":[18],"ultrasound":[19,74],"imaging":[20],"systems.":[21],"A":[22],"power":[24],"efficiency":[25],"op":[26],"amp":[27],"sharing":[28],"switched-capacitor":[29],"filter":[30],"employed":[32],"and":[33,59],"the":[34,81,92],"total":[35],"amount":[36],"of":[37,70,97],"capacitance":[38],"thus":[40],"reduced":[41],"by":[42],"about":[43],"4":[44],"times":[45],"compared":[46],"with":[47,99],"fully-passive":[48],"SAR":[51,55],"ADCs.":[52],"The":[53,87],"proposed":[54],"ADC":[56,93,102],"designed":[58],"simulated":[60],"in":[61],"0.18um":[63],"BCD":[64],"voltage":[66],"process":[67],"as":[68],"part":[69],"highly":[72],"integrated":[73],"transceiver":[75],"system.":[76],"At":[77],"80MS/s":[78],"sampling":[79],"rate,":[80],"OSR":[82],"set":[84],"to":[85],"2.":[86],"simulation":[88],"results":[89],"show":[90],"that":[91],"achieves":[94],"an":[95],"ENOB":[96],"11bits":[98],"10-b":[101],"architecture.":[103]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}