{"id":"https://openalex.org/W2935761453","doi":"https://doi.org/10.1109/mwscas.2019.8884936","title":"Novel 3D Monotonic Characterization of Standard Cell Liberty File Attributes w.r.t ASIC Tool Flow","display_name":"Novel 3D Monotonic Characterization of Standard Cell Liberty File Attributes w.r.t ASIC Tool Flow","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2935761453","doi":"https://doi.org/10.1109/mwscas.2019.8884936","mag":"2935761453"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2019.8884936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061212115","display_name":"Lalitha Mohana Kalyani Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lalitha Mohana Kalyani Garimella","raw_affiliation_strings":["Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007356417","display_name":"Sri Raga Sudha Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sri Raga Sudha Garimella","raw_affiliation_strings":["New Mexico State University, Las Cruses, USA"],"affiliations":[{"raw_affiliation_string":"New Mexico State University, Las Cruses, USA","institution_ids":["https://openalex.org/I10052268"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061212115"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02316408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9060070514678955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6846804618835449},{"id":"https://openalex.org/keywords/monotonic-function","display_name":"Monotonic function","score":0.6819806098937988},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5266958475112915},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.498140811920166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41389167308807373},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3852795660495758},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16159328818321228},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15743455290794373},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13748833537101746},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.09755218029022217}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9060070514678955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6846804618835449},{"id":"https://openalex.org/C72169020","wikidata":"https://www.wikidata.org/wiki/Q194404","display_name":"Monotonic function","level":2,"score":0.6819806098937988},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5266958475112915},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.498140811920166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41389167308807373},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3852795660495758},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16159328818321228},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15743455290794373},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13748833537101746},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.09755218029022217},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2019.8884936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2019.8884936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2024353582","https://openalex.org/W2025163728","https://openalex.org/W2106288082","https://openalex.org/W2324713641","https://openalex.org/W2534136824","https://openalex.org/W2786850014","https://openalex.org/W6656626207","https://openalex.org/W6728354216"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W4297814559","https://openalex.org/W2388299947","https://openalex.org/W2134697552","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2158494242","https://openalex.org/W2169589717","https://openalex.org/W4243638536","https://openalex.org/W1485408346"],"abstract_inverted_index":{"Shrinking":[0],"of":[1,47,109,121,125,155,162,182],"process":[2],"nodes":[3],"is":[4,8,103],"declining":[5],"and":[6,38,61,83,123,171],"demand":[7],"increasing":[9],"for":[10,28,93,98],"design":[11,41,82],"perfection":[12],"to":[13,51,74,107,114,149],"optimize":[14],"power,":[15],"performance,":[16],"area":[17],"(PPA).":[18],"Standard":[19],"library":[20,110,137],"cells":[21,102,111,133,148,150],"(STD":[22],"cells)":[23],"being":[24],"basic":[25],"building":[26],"blocks":[27],"ASIC/CPU":[29,81],"design,":[30],"play":[31],"a":[32,85],"key":[33],"role":[34],"in":[35,40,79,117,134],"PPA":[36,94,143,167,169],"enhancement":[37],"hence":[39],"perfection.":[42],"This":[43],"paper":[44],"presents":[45],"first":[46],"its":[48],"kind":[49],"research":[50],"bridge":[52],"the":[53,139],"gap":[54],"between":[55],"conventional":[56],"STD":[57,63],"cell":[58,64],"monotonic":[59,90,101],"characterization":[60,91],"resulted":[62],"liberty":[65],"format":[66],"file":[67],"(.lib":[68],"file)":[69],"attributes":[70],"usage":[71],"with":[72,174],"respect":[73],"ASIC":[75,175,178],"tool":[76,179],"cost":[77],"function":[78],"an":[80,135],"proposes":[84],"novel":[86],"3":[87],"dimensional":[88],"(3D)":[89],"method":[92],"boosting.":[95],"An":[96],"algorithm":[97,140],"characterizing":[99],"3D":[100],"defined.":[104],"About":[105],"10%":[106],"60%":[108],"are":[112,189],"observed":[113],"be":[115],"non-3D-monotonic":[116],"various":[118],"libraries,":[119,122],"architecture":[120],"technology":[124],"libraries.":[126],"Primetime":[127],"results":[128,159],"proving":[129],"that":[130],"selecting":[131],"3D-monotonic":[132,152],"existing":[136],"using":[138,192],"give":[141],"excellent":[142],"gain.":[144],"By":[145],"repairing":[146],"non-3d-monotonic":[147],"fitting":[151],"characterization,":[153],"summary":[154],"post-route,":[156],"post-extracted,":[157],"primetime":[158],"from":[160],"study":[161],"several":[163],"projects":[164],"showed":[165],"further":[166],"improvement.":[168],"gain":[170],"advantages":[172],"varies":[173],"flow":[176],"settings,":[177],"vendors,":[180],"size":[181],"CPU,":[183],"performance":[184],"target,":[185],"etc...":[186],"No":[187],"disadvantages":[188],"caused":[190],"by":[191],"this":[193],"algorithm.":[194]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}